



# **System Verilog**

## **Randomization & Functional Coverage**

### **Assignment 3 Extra**

By: Magdy Ahmed Abbas Abdelhamid

# Question 1

## COUNTER

## SV Randomization & Functional Coverage – Extra

Q1. Verify the functionality of the following counter:

- **Parameters:**
  1. WIDTH: width of the data\_load and count\_out ports (Valid values: 4, 6, 8, default: 4)
- **Inputs:**
  1. clk
  2. rst\_n (active low sync rst)
  3. load\_n (active low load)
  4. up\_down (When the input is high then increment counter, else decrement the counter)
  5. ce (enable signal to increment or decrement the counter depending on the up\_down)
  6. data\_load (load data to count\_out output when the load signal is asserted)
- **Outputs:**
  1. count\_out (counter output)
  2. max\_count (When the counter reaches the maximum value, this signal is high, else low)
  3. zero (When the counter reaches the minimum value, this signal is high, else low)

### Requirements:

1. List your verification plan items.
2. Create a verification requirement document based on your verification plan items to support your verification planning, an example of the document can be found in the link [here](#). Please copy this document to have your own version and fill the document with the design requirements.
3. Constrained Randomization
  - a. Constraint the reset to be deactivated most of the time
  - b. Constraint the load signal to be active 70% of the time
  - c. Constraint the enable signal to be active 70% of the time
4. Functional Coverage
  - a. Coverpoint for load data when load is asserted
  - b. Coverpoint for count out if the reset is deasserted, enable is active and up\_down is high
    - i. Autogenerate bins for all values
  - c. Coverpoint for count out if the reset is deasserted, enable is active and up\_down is high
    - i. Transition bin to check when overflow occurs (maximum value to zero)
  - d. Coverpoint for count out if the reset is deasserted, enable is active and up\_down is low
    - i. Autogenerate bins for all values
  - e. Coverpoint for count out if the reset is deasserted, enable is active and up\_down is low
    - i. Transition bin to check when underflow occurs (zero to maximum value)

## VERIFICATION PLAN

### Test Plan:

- ✚ **In case of the activation of the reset (reset) the output must be zero until positive edge of the clock arrival as it is synchronous reset.**
  - we don't care about the randomization of all input signals, but we care about the constraint randomization for the reset (as it must be deactivated most of time)
  - There is no cover point for reset signal in our verification design.
  - Output Checked against golden mode.
  
- ✚ **In case of deactivation for the reset and activate the load signal where in this case we expect that the output will take the data\_load value.**
  - Randomization under constraints on the load\_n signal to be activated 70% of the time simulation.
  - we create cover point for data\_load values as in the default configuration there will be auto 16 bins have to be hit.
  - Output Checked against golden model.
  
- ✚ **In case of counting up or down we have to deactivate reset and load and activate the enable signal to inform the simulator that we shall count not load the output with the data.**
  - Randomization under constraints for the enable signal to be activated most of time (70% of time simulation).
  - there is no cover point for enable signal in our verification design.
  - Output Checked against golden mode.
  
- ✚ **for the output count\_out, it will depend on the input values.**
  - Randomization for all input signals.
  - Included in a coverpoint for count\_out where we create four cover points for it.
  - Output Checked against golden model.

### Technique for Testing Feature:

- **Randomize Testing.**
- **Self - Checking.**
- **Verification IP, Block Level.**

## COUNTER DESIGN

```
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
//
// Description: Counter Design
//
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

module counter (clk , rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);

parameter WIDTH = 4;
input clk;
input rst_n;
input load_n;
input up_down;
input ce;
input [WIDTH - 1:0] data_load;

output reg [WIDTH - 1:0] count_out;
output max_count;
output zero;

always @(posedge clk) begin
    if (!rst_n)
        count_out <= 0;
    else if (!load_n)
        count_out <= data_load;
    else if (ce)
        if (up_down)
            count_out <= count_out + 1;
        else
            count_out <= count_out - 1;
end

assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
assign zero = (count_out == 0)? 1:0;

endmodule
```

## COUNTER PACKAGE

```
package pkg ;

// parameters declaration
parameter SIZE = 4 ;
localparam MAX_COUNT = {SIZE{1'b1}} ;
localparam ZERO = 0 ;

class test ;

rand bit rst_n_c , load_n_c , ce_c , up_down_c ;
rand bit [SIZE - 1:0] data_load_c ;
logic [SIZE - 1:0] count_out_c ;

constraint c_rst { rst_n_c dist {0:= 5 , 1:= 95}; }

constraint c_load { load_n_c dist {0:/70 , 1:/30}; }

constraint c_enable { ce_c dist {0:/30 , 1:/70}; }

covergroup cg ;
  load_cp : coverpoint data_load_c iff(! load_n_c);
  count_up_cp1 : coverpoint count_out_c iff(rst_n_c && ce_c && up_down_c);
  count_up_cp2 : coverpoint count_out_c iff(rst_n_c && ce_c && up_down_c)
  {
    bins Bins_trans_overflow = (MAX_COUNT ==> ZERO) ;
  }
  count_down_cp1 : coverpoint count_out_c iff(rst_n_c && ce_c && ! up_down_c);
  count_down_cp2 : coverpoint count_out_c iff(rst_n_c && ce_c && ! up_down_c)
  {
    bins Bins_trans_underflow = (ZERO ==> MAX_COUNT) ;
  }
endgroup

function new ;
  cg = new();
endfunction

endclass
endpackage
```

## COUNTER TESTBENCH


```
import pkg::*;
module counter_tb;
// input and output declaration
logic clk, rst_n, load_n, up_down, ce;
logic [SIZE - 1: 0] data_load;
logic [SIZE - 1: 0] count_out;
logic max_count, zero;
logic [SIZE - 1: 0] count_out_exp; // expected value for output count
// counters declaration
int correct_count, error_count;
counter #(.WIDTH(SIZE)) DUT (*);
// clock declaration
initial begin
    clk = 0;
    forever
        #25 clk = ~clk; // clock period = 50 ns
end
test obj1; // create object from the class
initial begin
    obj1 = new();
    correct_count = 0;
    error_count = 0;
    for(int i = 0; i < 10000; i++) begin
        assert(obj1.randomize());
        rst_n = obj1.rst_n_c;
        load_n = obj1.load_n_c;
        up_down = obj1.up_down_c;
        ce = obj1.ce_c;
        data_load = obj1.data_load_c;
        @(negedge clk); // this delay is to sample the correct output
        obj1.count_out_c = count_out;
        obj1.cg.sample(); // we sample the data after each randomized iteration
        self_check();
    end
    $display("correct counter = %0d, error counter = %0d",
                                                     correct_count, error_count);
    $stop;
end
```

```

task self_check();
    if(!rst_n)
        count_out_exp = 0;
    else if(!load_n)
        count_out_exp = data_load;
    else if(ce) begin
        if(up_down)
            count_out_exp = count_out_exp + 1;
        else
            count_out_exp = count_out_exp - 1;
    end
    if(count_out != count_out_exp) begin
        $display("the counter doesn't operate correctly");
        error_count++;
    end else
        correct_count++;
endtask
endmodule

```

## WAVEFORM



## TRANSCRIPT

```
# correct counter = 10000 , error counter = 0
```



## Do FILE

### Do File for (Counter) Question 1

```
vlib work
vlog counter.v package.sv counter_tb.sv + cover - covercells
vsim - voptargs = +acc work.counter_tb - cover
add wave *
coverage save counter_tb.ucdb - onexit
run - all
```

## COUNTER VERIFICATION REQUIREMENTS

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
counter_1	Incase of the activation of the reset (reset) the output must be zero untill positive edge of the clock arrival as it is synchronous reset	we don't care about the randomization of all input signals but we care about the constraint randomization for the reset (as it must be deactivated most of time)	there is no cover point for reset signal in our verification design	Output Checked against golden model
counter_2	Incase of deactivation for the reset and activate the load signal where in this case we expect that the output will take the data_load value	Randomization under constraints on the load_n signal to be activated 70% of the time simulation	we create cover point for data_load values as in the default configuration there will be auto 16 bins have to be hit	Output Checked against golden model
counter_3	In case of counting up or down we have to deactivate reset and load and activate the enable signal to inform the simulator that we shall count not load the output with the data	Randomization under constraints for the enable signal to be activated most of time (70% of time simulation)	there is no cover point for enable signal in our verification design	Output Checked against golden model
counter_4	for the output count_out , it will depend on the input values	Randomization for all input signals	Included in a coverpoint for count_out where we create four cover points for it	Output Checked against golden model



## CODE COVERAGE

counter\_coverage\_report.txt

```

1 Coverage Report by instance with details
2
3 =====
4 === Instance: /counter_tb/DUT
5 === Design Unit: work.counter
6 =====
7 Branch Coverage:
8   Enabled Coverage      Bins      Hits      Misses  Coverage
9   -----
10  Branches              10       10        0    100.00%
11
12 =====Branch Details=====
13
14 Branch Coverage for instance /counter_tb/DUT
15
16   Line      Item              Count      Source
17   ----      -
18   File counter.v
19   -----IF Branch-----
20   15              9993      Count coming in to IF
21   15              533        if (!rst_n)
22
23   17              6600        else if (!load_n)
24
25   19              1999        else if (ce)
26
27              861        All False Count
28 Branch totals: 4 hits of 4 branches = 100.00%
29
30   -----IF Branch-----
31   20              1999      Count coming in to IF
32   20              1014        if (up_down)
33
34   22              985        else
35
36 Branch totals: 2 hits of 2 branches = 100.00%
37
38   -----IF Branch-----
39   26              8640      Count coming in to IF
40   26              548        assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
41
42   26              8092        assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
43
44 Branch totals: 2 hits of 2 branches = 100.00%
45
46   -----IF Branch-----
47   27              8640      Count coming in to IF
48   27              941        assign zero = (count_out == 0)? 1:0;
49
50   27              7699        assign zero = (count_out == 0)? 1:0;
51
52 Branch totals: 2 hits of 2 branches = 100.00%

```

counter\_coverage\_report.txt

```
54
55 Condition Coverage:
56     Enabled Coverage          Bins    Covered    Misses    Coverage
57     -----
58     Conditions                2      2         0    100.00%
59
60 =====Condition Details=====
61
62 Condition Coverage for instance /counter_tb/DUT --
63
64     File counter.v
65     -----Focused Condition View-----
66 Line      26 Item    1 (count_out == {4{{1}}})
67 Condition totals: 1 of 1 input term covered = 100.00%
68
69             Input Term    Covered    Reason for no coverage    Hint
70             -----
71 (count_out == {4{{1}}})      Y
72
73     Rows:      Hits    FEC Target          Non-masking condition(s)
74     -----
75 Row   1:      1 (count_out == {4{{1}}})_0 -
76 Row   2:      1 (count_out == {4{{1}}})_1 -
77
78     -----Focused Condition View-----
79 Line      27 Item    1 (count_out == 0)
80 Condition totals: 1 of 1 input term covered = 100.00%
81
82             Input Term    Covered    Reason for no coverage    Hint
83             -----
84 (count_out == 0)              Y
85
86     Rows:      Hits    FEC Target          Non-masking condition(s)
87     -----
88 Row   1:      1 (count_out == 0)_0 -
89 Row   2:      1 (count_out == 0)_1 -
90
91
92 Statement Coverage:
93     Enabled Coverage          Bins    Hits    Misses    Coverage
94     -----
95     Statements                7      7         0    100.00%
96
```

```

157
158
159 Toggle Coverage:
160   Enabled Coverage      Bins      Hits      Misses  Coverage
161   -----
162   Toggles                30       30         0    100.00%
163
164 =====Toggle Details=====
165
166 Toggle Coverage for instance /counter_tb/DUT --
167
168                               Node      1H->0L      0L->1H  "Coverage"
169                               -----
170                               ce          1          1    100.00
171                               clk          1          1    100.00
172                               count_out[3-0]  1          1    100.00
173                               data_load[0-3]  1          1    100.00
174                               load_n         1          1    100.00
175                               max_count       1          1    100.00
176                               rst_n          1          1    100.00
177                               up_down        1          1    100.00
178                               zero          1          1    100.00
179
180 Total Node Count      =      15
181 Toggled Node Count   =      15
182 Untoggled Node Count =       0
183
184 Toggle Coverage      =    100.00% (30 of 30 bins)
185

```

## FUNCTIONAL COVERAGE

counter\_coverage\_report.txt

441	Covergroup Coverage:					
442	Covergroups	1	na	na	100.00%	
443	Coverpoints/Crosses	5	na	na	na	
444	Covergroup Bins	50	50	0	100.00%	
445	-----					
446	Covergroup			Metric	Goal	Bins Status
447						
448	-----					
449	TYPE /pkg/test/cg			100.00%	100	- Covered
450	covered/total bins:			50	50	-
451	missing/total bins:			0	50	-
452	% Hit:			100.00%	100	-
453	Coverpoint load_cp			100.00%	100	- Covered
454	covered/total bins:			16	16	-
455	missing/total bins:			0	16	-
456	% Hit:			100.00%	100	-
457	Coverpoint count_up_cp1			100.00%	100	- Covered
458	covered/total bins:			16	16	-
459	missing/total bins:			0	16	-
460	% Hit:			100.00%	100	-
461	Coverpoint count_up_cp2			100.00%	100	- Covered
462	covered/total bins:			1	1	-
463	missing/total bins:			0	1	-
464	% Hit:			100.00%	100	-
465	Coverpoint count_down_cp1			100.00%	100	- Covered
466	covered/total bins:			16	16	-
467	missing/total bins:			0	16	-
468	% Hit:			100.00%	100	-
469	Coverpoint count_down_cp2			100.00%	100	- Covered
470	covered/total bins:			1	1	-
471	missing/total bins:			0	1	-
472	% Hit:			100.00%	100	-
473	Covergroup instance \pkg::test::cg			100.00%	100	- Covered
474	covered/total bins:			50	50	-
475	missing/total bins:			0	50	-
476	% Hit:			100.00%	100	-
477	Coverpoint load_cp			100.00%	100	- Covered
478	covered/total bins:			16	16	-
479	missing/total bins:			0	16	-
480	% Hit:			100.00%	100	-
481	bin auto[0]			436	1	- Covered
482	bin auto[1]			451	1	- Covered
483	bin auto[2]			446	1	- Covered
484	bin auto[3]			448	1	- Covered
485	bin auto[4]			445	1	- Covered
486	bin auto[5]			415	1	- Covered
487	bin auto[6]			404	1	- Covered
488	bin auto[7]			454	1	- Covered
489	bin auto[8]			402	1	- Covered
490	bin auto[9]			433	1	- Covered
491	bin auto[10]			458	1	- Covered
492	bin auto[11]			480	1	- Covered

counter_coverage_report.txt					
493	bin auto[12]	397	1	-	Covered
494	bin auto[13]	426	1	-	Covered
495	bin auto[14]	440	1	-	Covered
496	bin auto[15]	446	1	-	Covered
497	Coverpoint count_up_cp1	100.00%	100	-	Covered
498	covered/total bins:	16	16	-	
499	missing/total bins:	0	16	-	
500	% Hit:	100.00%	100	-	
501	bin auto[0]	211	1	-	Covered
502	bin auto[1]	264	1	-	Covered
503	bin auto[2]	202	1	-	Covered
504	bin auto[3]	231	1	-	Covered
505	bin auto[4]	212	1	-	Covered
506	bin auto[5]	201	1	-	Covered
507	bin auto[6]	187	1	-	Covered
508	bin auto[7]	223	1	-	Covered
509	bin auto[8]	201	1	-	Covered
510	bin auto[9]	215	1	-	Covered
511	bin auto[10]	199	1	-	Covered
512	bin auto[11]	222	1	-	Covered
513	bin auto[12]	206	1	-	Covered
514	bin auto[13]	174	1	-	Covered
515	bin auto[14]	180	1	-	Covered
516	bin auto[15]	209	1	-	Covered
517	Coverpoint count_up_cp2	100.00%	100	-	Covered
518	covered/total bins:	1	1	-	
519	missing/total bins:	0	1	-	
520	% Hit:	100.00%	100	-	
521	bin Bins_trans_overflow	33	1	-	Covered
522	Coverpoint count_down_cp1	100.00%	100	-	Covered
523	covered/total bins:	16	16	-	
524	missing/total bins:	0	16	-	
525	% Hit:	100.00%	100	-	
526	bin auto[0]	197	1	-	Covered
527	bin auto[1]	213	1	-	Covered
528	bin auto[2]	232	1	-	Covered
529	bin auto[3]	197	1	-	Covered
530	bin auto[4]	188	1	-	Covered
531	bin auto[5]	183	1	-	Covered
532	bin auto[6]	206	1	-	Covered
533	bin auto[7]	194	1	-	Covered
534	bin auto[8]	195	1	-	Covered
535	bin auto[9]	191	1	-	Covered
536	bin auto[10]	224	1	-	Covered
537	bin auto[11]	205	1	-	Covered
538	bin auto[12]	185	1	-	Covered
539	bin auto[13]	219	1	-	Covered
540	bin auto[14]	206	1	-	Covered
541	bin auto[15]	260	1	-	Covered
542	Coverpoint count_down_cp2	100.00%	100	-	Covered
543	covered/total bins:	1	1	-	
544	missing/total bins:	0	1	-	
545	% Hit:	100.00%	100	-	
546	bin Bins_trans_underflow	28	1	-	Covered
547	Statement Coverage:				
548	Enabled Coverage	Bins	Hits	Misses	Coverage
549	-----	----	----	-----	-----
550	Statements	1	1	0	100.00%
551					

```

748
749 TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1
750
751 ASSERTION RESULTS:
752 -----
753 Name                               File(Line)                               Failure    Pass
754                               Count                                Count
755 -----
756 /counter_tb/#anonblk#95084642#30#4#/#ublk#95084642#30/immed__32
757                               counter_tb.sv(32)                               0          1
758

```


## Question 2

### FSM

Q2. Verify the functionality of the following Moore FSM that detects "010" non-overlapped pattern.

Ports:

Name	Type	Size	Description
x	Input	1 bit	Input sequence
clk			Clock
rst			Active high asynchronous reset
y	Output	1 bit	Output that is HIGH when the sequence 010 is detected
count		10 bits	Outputs the number of time the pattern was detected



Requirements:

- Create a package with a typedef enum for the states named state\_e
- Create a class inside of the package named fsm\_transaction
  - Variables
    - x, rst, y\_exp (1 bit)
    - user\_count\_exp (10 bits)
  - Constraint the reset to be deactivated most of the time
  - Constraint the x to have value '0' 67% of the time
- In your testbench, import the package and randomize the object created from the above class
  - After randomization, send the object to a task named check\_result
  - Inside of the check\_result, you will send the object to another task named golden\_model to evaluate the values of the y\_exp and user\_count\_exp of the object. Golden\_model task should have inside of it 2 variables declared as cs and ns of datatype state\_e. Those will be used to model the FSM.
  - After returning from the golden\_model task, the check\_result task will compare the values of the y\_exp and user\_counts\_exp of the object with the y and user\_counts ports of the DUT.
- Generate a code coverage report and make sure that the **statements, branch, toggle and FSM coverage** are 100%

## FSM RTL DESIGN

```
////////////////////////////////////
// Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
//
// Description: 010 – sequence – detector Design
//
////////////////////////////////////
module FSM_010(clk,rst,x,y,users_count);
    parameter IDLE  = 2'b00;
    parameter ZERO  = 2'b01;
    parameter ONE   = 2'b10;
    parameter STORE  = 2'b11;
    input clk,rst,x;
    output y;
    output reg [9:0] users_count;
    reg [1:0] cs,ns;
    always @(*) begin
        case (cs)
            IDLE:
                if (x)
                    ns = IDLE;
                else
                    ns = ZERO;
            ZERO:
                if (x)
                    ns = ONE;
                else
                    ns = ZERO;
            ONE:
                if (x)
                    ns = IDLE;
                else
                    ns = STORE;
            STORE:
                if (x)
                    ns = IDLE;
                else
                    ns = ZERO;
            default: ns = IDLE;
        endcase
    end
```



```
always @(posedge clk or posedge rst) begin
    if(rst) begin
        cs <= IDLE;
    end
    else begin
        cs <= ns;
    end
end

always @(posedge clk or posedge rst) begin
    if(rst) begin
        users_count <= 0;
    end
    else begin
        if (cs == STORE)
            users_count <= users_count + 1;
        end
    end
end

assign y = (cs == STORE)? 1:0;

endmodule
```

## GOLDEN MODEL

```
module FSM_golden_model(x, clk, rst, y_exp, count_exp);

parameter STORE = 2'b00;
parameter IDLE = 2'b01;
parameter ZERO = 2'b10;
parameter ONE = 2'b11;

input x, clk, rst;
output reg y_exp;
output reg [9:0] count_exp;

reg [1:0] cs, ns;

// Next state Logic
always @(cs or x) begin
    case (cs)
        STORE :
            if (x)
                ns = IDLE;
            else
                ns = ZERO;
        IDLE :
            if (x)
                ns = IDLE;
            else
                ns = ZERO;
        ZERO :
            if (x)
                ns = ONE;
            else
                ns = ZERO;
        ONE :
            if (x)
                ns = IDLE;
            else
                ns = STORE;
        default : ns = IDLE;
    endcase
end
```

```

// State Memory
always @(posedge clk or posedge rst) begin
    if (rst) begin
        cs <= IDLE;
        count_exp <= 0;
    end
    else
        cs <= ns;
end

// Output Logic
always @(cs) begin
    case (cs)
        STORE : begin
            y_exp = 1;
            count_exp = count_exp + 1;
        end
        IDLE, ZERO, ONE : y_exp = 0;
    endcase
end

endmodule

```

## PACKAGE

```

package my_pkg ;

typedef enum logic [1:0] {IDLE , ZERO , ONE , STORE} state_e;

class fsm_transaction ;

    rand bit rst_c , x_c ;
    bit y_exp ;
    bit [9:0] user_count_exp ;

    constraint C_inputs { rst_c dist {0: = 90 , 1: = 10};
                        x_c dist {0:/67 , 1:/33}; }

endclass
endpackage

```

## FSM TESTBENCH

```
import my_pkg::*;

module sequence_tb;

parameter IDLE = 2'b00;
parameter ZERO = 2'b01;
parameter ONE = 2'b10;
parameter STORE = 2'b11;

logic clk, rst, x;
logic y, y_expected;
logic [9:0] users_count, users_count_expected;

fsm_transaction my_fsm;    // create object from the class

FSM_010 #(.IDLE(IDLE),.ZERO(ZERO),.ONE(ONE),.STORE(STORE))
          DUT_Design (clk, rst, x, y, users_count);
FSM_golden_model #(.IDLE(IDLE),.ZERO(ZERO),.ONE(ONE),.STORE(STORE))
                  DUT_GOLD (x, clk, rst, y_expected, users_count_expected);
int error_counter, correct_counter;

initial begin
    clk = 0;
    forever
        #1 clk = ~clk;
end

initial begin
    error_counter = 0;
    correct_counter = 0;
    my_fsm = new();
    for(int i = 0; i < 10000; i++) begin
        assert(my_fsm.randomize());
        rst = my_fsm.rst_c;
        x = my_fsm.x_c;
        my_fsm.y_exp = y_expected;
        my_fsm.user_count_exp = users_count_expected;
        check_result();
    end
end
```

```

// Directed test to get the toggle cover to 100
rst = 1;
#10;
rst = 0;
for (int i = 0 ; i < 10000 ; i ++ ) begin
    x = 0;
    #2;
    x = 1;
    #2;
    x = 0;
    #2;
end
$display("Error_Counter = %0d ,Correct_Counter = %0d",
                                                error_counter, correct_counter);

$stop;
end
// Check Result Task
task check_result();
    @(negedge clk);
    if ((y != y_expected) && (users_count != users_count_expected)) begin
        $display("The FSM Design is Wrong! ");
        error_counter ++;
    end
    else
        correct_counter ++;
endtask

endmodule

```

**DO FILE**



### Do File for (FSM\_010) Question 2

```

vlib work
vlog FSM_010.v FSM_package.sv FSM_golden_model.sv FSM_testbench.sv + cover - covercells
vsim - voptargs = +acc work.sequence_tb - cover
add wave *
coverage save FSM_testbench.ucdb - onexit - du work.FSM_010
run - all
# quit - sim
# vcover report FSM_testbench.ucdb - details - annotate - all - output FSM_Coverage_Rpt.txt

```

## WAVEFORM



# Error\_Counter = 0 , Correct\_Counter = 10000

## CODE COVERAGE

```
FSM_Coverage_Rpt.txt
1 Coverage Report by instance with details
2
3 =====
4 === Instance: /\sequence_tb#DUT_Design
5 === Design Unit: work.FSM_010
6 =====
7 Branch Coverage:
8 Enabled Coverage      Bins      Hits      Misses      Coverage
9 -----
10 Branches              21       21         0      100.00%
11
12 =====Branch Details=====
13
14 Branch Coverage for instance /\sequence_tb#DUT_Design
15
16 Line      Item      Count      Source
17 ----      -
18 File FSM_010.v
19 -----CASE Branch-----
20 21          Count coming in to CASE
21 22          1      2927      IDLE:
22
23 27          1      23735      ZERO:
24
25 32          1      22509      ONE:
26
27 37          1      11199      STORE:
28
29 42          1          1      default: ns = IDLE;
30
31 Branch totals: 5 hits of 5 branches = 100.00%
```

```

33 -----IF Branch-----
34      23                      2927      Count coming in to IF
35      23                      1196      if (x)
36
37      25                      1731      else
38
39 Branch totals: 2 hits of 2 branches = 100.00%
40
41 -----IF Branch-----
42      28                      23735     Count coming in to IF
43      28                      11686     if (x)
44
45      30                      12049     else
46
47 Branch totals: 2 hits of 2 branches = 100.00%
48
49 -----IF Branch-----
50      33                      22509     Count coming in to IF
51      33                      11503     if (x)
52
53      35                      11006     else
54
55 Branch totals: 2 hits of 2 branches = 100.00%
56
57 -----IF Branch-----
58      38                      11199     Count coming in to IF
59      38                      291      if (x)
60
61      40                      10908     else
62
63 Branch totals: 2 hits of 2 branches = 100.00%
64
65 -----IF Branch-----
66      47                      38850     Count coming in to IF
67      47                      1951     if(rst) begin
68
69      50                      36899     else begin
70
71 Branch totals: 2 hits of 2 branches = 100.00%
72
73 -----IF Branch-----
74      56                      37477     Count coming in to IF
75      56                      1908     if(rst) begin
76
77      59                      35569     else begin
78
79 Branch totals: 2 hits of 2 branches = 100.00%
80
81 -----IF Branch-----
82      60                      35569     Count coming in to IF
83      60                      10806     if (cs == STORE)
84
85                      24763     All False Count
86 Branch totals: 2 hits of 2 branches = 100.00%
87
88 -----IF Branch-----
89      65                      35966     Count coming in to IF
90      65                      10908     assign y = (cs == STORE)? 1:0;
91
92      65                      25058     assign y = (cs == STORE)? 1:0;
93
94 Branch totals: 2 hits of 2 branches = 100.00%

```



```

97 Condition Coverage:
98   Enabled Coverage          Bins   Covered   Misses   Coverage
99   -----
100   Conditions                2       2         0    100.00%
101
102 =====Condition Details=====
103
104 Condition Coverage for instance /\sequence_tb#DUT_Design  --
105
106   File FSM_010.v
107   -----Focused Condition View-----
108   Line      60 Item    1  (cs == 3)
109   Condition totals: 1 of 1 input term covered = 100.00%
110
111   Input Term   Covered   Reason for no coverage   Hint
112   -----
113   (cs == 3)      Y
114
115   Rows:        Hits   FEC Target          Non-masking condition(s)
116   -----
117   Row  1:         1  (cs == 3)_0          -
118   Row  2:         1  (cs == 3)_1          -
119
120   -----Focused Condition View-----
121   Line      65 Item    1  (cs == 3)
122   Condition totals: 1 of 1 input term covered = 100.00%
123
124   Input Term   Covered   Reason for no coverage   Hint
125   -----
126   (cs == 3)      Y
127
128   Rows:        Hits   FEC Target          Non-masking condition(s)
129   -----
130   Row  1:         1  (cs == 3)_0          -
131   Row  2:         1  (cs == 3)_1          -
132
133
134 FSM Coverage:
135   Enabled Coverage          Bins   Hits     Misses   Coverage
136   -----
137   FSM States                4       4         0    100.00%
138   FSM Transitions           7       7         0    100.00%

```

```

140 =====FSM Details=====
141
142 FSM Coverage for instance /\sequence_tb#DUT_Design  --
143
144 FSM_ID: cs
145     Current State Object : cs
146     -----
147     State Value MapInfo :
148     -----
149     Line          State Name          Value
150     ----          -
151     22            IDLE                0
152     27            ZERO                1
153     32            ONE                 2
154     37            STORE                3
155     Covered States :
156     -----
157             State          Hit_count
158             ----          -
159             IDLE          3154
160             ZERO          13285
161             ONE           11503
162             STORE         10908
163     Covered Transitions :
164     -----
165     Line          Trans_ID          Hit_count          Transition
166     ----          -
167     26            0                1506              IDLE -> ZERO
168     29            1                11503             ZERO -> ONE
169     48            2                546               ZERO -> IDLE
170     36            3                10908             ONE -> STORE
171     34            4                595               ONE -> IDLE
172     41            5                10543             STORE -> ZERO
173     39            6                364                STORE -> IDLE
174
175
176     Summary          Bins          Hits          Misses          Coverage
177     -----          ----          -
178     FSM States          4          4          0          100.00%
179     FSM Transitions    7          7          0          100.00%

```

FSM\_Coverage\_Rpt.txt

```
180 Statement Coverage:
181   Enabled Coverage      Bins    Hits    Misses Coverage
182   -----
183   Statements           17      17        0  100.00%
184
185   =====Statement Details=====
186
187   Statement Coverage for instance /\sequence_tb#DUT_Design  --
188
189   Line      Item              Count    Source
190   ----      -
191   File FSM_010.v
192     8                               module FSM_010(clk, rst, x, y, users_count);
193
194     9                               parameter IDLE = 2'b00;
195
196    10                               parameter ZERO = 2'b01;
197
198    11                               parameter ONE = 2'b10;
199
200    12                               parameter STORE = 2'b11;
201
202    13
203
204    14                               input clk, rst, x;
205
206    15                               output y;
207
208    16                               output reg [9:0] users_count;
```

```
307
308
309 Toggle Coverage:
310   Enabled Coverage      Bins    Hits    Misses Coverage
311   -----
312   Toggles              36      36        0  100.00%
313
314   =====Toggle Details=====
315
316   Toggle Coverage for instance /\sequence_tb#DUT_Design  --
317
318                               Node      1H->0L      0L->1H  "Coverage"
319                               -----
320                               clk        1          1    100.00
321                               cs[1-0]    1          1    100.00
322                               ns[1-0]    1          1    100.00
323                               rst        1          1    100.00
324                               users_count[9-0]  1          1    100.00
325                               x          1          1    100.00
326                               y          1          1    100.00
327
328 Total Node Count      =      18
329 Toggled Node Count   =      18
330 Untoggled Node Count =       0
331
332 Toggle Coverage      =    100.00% (36 of 36 bins)
333
334
335 Total Coverage By Instance (filtered view): 100.00%
336
337
```