

By: Magdy Ahmed Abbas Abdelhamid



#### **DFF**

# Verification plan & Subroutines – Extra

1)

Verify the functionality of the following D-FF:

- Inputs: clk, rst (active high sync), d, en
- Outputs: q
- Parameters: USE\_EN (if equals 1 then use the enable to update the q output when the reset is deasserted, else ignore the en input)

Since the design has a parameter, we need to verify the functionality of both modes when the USE\_EN equals 1 and zero.

#### Requirements:

- You should create 2 testbenches (dff\_t1\_tb.sv & dff\_t2\_tb.sv) to verify the functionality of both modes.
- Use exhaustive test patterns where all combinations of inputs are tested using directed testing.
- Use a task to check the functionality of the design.
- Create a golden model reference (always block with to generate the correct expected functionality) inside of the testbench to compare the DUT output to your reference output.
- Use a do file
  - Compile the design and 2 testbenches
  - Run simulation for the first testbench
  - Close the simulation (quit -sim) to save the coverage database (dff t1.ucdb) to test1
  - Run simulation for the second testbench
  - Close the simulation (quit -sim) to save the coverage database (dff\_t2.ucdb) to test2
  - Use this command to merge the 2 databases generated
    - vcover merge dff\_merged.ucdb dff\_t1.ucdb dff\_t2.ucdb -du dff
  - Generate a coverage report for the merged ucdb

#### **VERIFICATION PLAN**

#### **Test Plan:**

- Do two Testbenches (USE\_EN = 0) & (USE\_EN = 1) Named (dff\_t1\_tb) & (dff\_t2\_tb) respectively.
- Golden Reference with q\_expected Output in always block.
- Write two integer counters (error count) & (correct count).
- Clock Generation.
- Initialize counters to zero.
- Check Reset Values using (check reset) Task.
- Apply All Permutations of d & en to the DFF.
- In Each case do Check the DFF Output using (check result) Task.
- Check Reset Values using (check reset) Task.
- Toggling Achieved for All Interfaces (d, en, USE\_EN, rst, clk, q).

# **Technique for Testing Feature:**

- Exhaustive Testing.
- Self Checking.
- Verification IP.
- Block Level.

# DFF RTL DESIGN

# **System Verilog Design Code:**

```
module dff(clk, rst, d, q, en);
parameter USE_EN = 1;
input clk, rst, d, en;
output reg q;
always @(posedge clk) begin
 if (rst)
   q <= 0;
 else begin
   case(USE_EN)
    1'b0 : q <= d;
    1'b1: begin
     if(en)
       q \ll d;
    end
   endcase
 end
end
endmodule
```

## **DFF TESTBENCH TB1**


```
module dff_t1_tb;
parameter USE_EN = 0;
logic clk, rst, d, en , q , q_expected;
dff #(.USE_EN(USE_EN)) DUT1(.clk(clk),.rst(rst),.d(d),.en(en),.q(q));
integer error_count; // 32 — Bit Signed
integer correct_count; // 32 - Bit Signed
initial begin
  clk = 0:
  forever
    #25 \text{ clk} = \sim \text{clk};
end
always @ (posedge clk) begin
  if(rst)
    q_{expected} \le 0;
  else
    q_expected <= d;</pre>
end
initial begin
  error_count = 0;
  correct\_count = 0;
  d = 0; en = 0;
  check_reset;
  d = 0; en = 0; check_result(q_expected);
  d = 1; en = 1; check_result(q_expected);
  d = 0; en = 1; check_result(q_expected);
  d = 1; en = 0; check_result(q_expected);
```

```
// Toggle Closure for Reset, Reset Again? maybe repeated code?
  check_reset;
  $display("%0t: At End of test error counter = %0d and
              correct counter = %0d", $time, error_count, correct_count);
  $stop;
end
task check_result (input expected_result);
  @(negedge clk);
  if (q! == q_expected) begin
    error_count = error_count + 1;
    \frac{\text{Sdisplay}(\text{"%0t: Error: For D} = \text{\%0b, and en} = \text{\%0d and q should be}}
         equal to %0d but it is equal %0d", $time, d, en, expected_result, q);
  end
  else
    correct_count = correct_count + 1;
endtask
task check_reset();
  // Assert reset
  rst = 1;
  @(negedge clk);
  if (q! = 0) begin
    error_count = error_count + 1;
    $display("%0t: Error: Reset Value is Asserted and the Output is
                                                  Not Tied to Low", $time);
  end
  else
    correct_count = correct_count + 1;
  // desert reset
  rst = 0;
endtask
endmodule
```

## Do File for (DFF tb1) Question 1

```
vlib work
vlog dff. v dff_t1_tb. sv dff_t2_tb. sv + cover - covercells
vsim - voptargs = +acc work. dff_t1_tb - cover
add wave *
coverage save dff_t1_tb. ucdb - onexit - du work. dff
run - all
# quit - sim
# vcover report dff_t1_tb. ucdb - details - annotate
- all - output dff_t1_Coverage_Rpt. txt
```

# WAVEFORM



# 300: At End of test error counter = 0 and correct counter = 6

## **DFF TESTBENCH TB2**


```
module dff_t2_tb;
parameter USE_EN = 1;
logic clk, rst, d, en , q , q_expected;
dff #(.USE_EN(USE_EN)) DUT2(.clk(clk),.rst(rst),.d(d),.en(en),.q(q));
integer error_count; // 32 — Bit Signed
integer correct_count; // 32 - Bit Signed
initial begin
  clk = 0:
  forever
    #25 \text{ clk} = \sim \text{clk};
end
always @ (posedge clk) begin
  if(rst)
    q_{expected} \le 0;
  else
  if(en)
    q_{expected} \le d;
end
initial begin
  error count = 0;
  correct\_count = 0;
  d = 0; en = 0;
  check reset;
  d = 0; en = 0; check_result(q_expected);
  d = 1; en = 1; check_result(q_expected);
  d = 0; en = 1; check_result(q_expected);
  d = 1; en = 0; check_result(q_expected);
```

```
// Toggle Closure for Reset, Reset Again? maybe repeated code?
  check_reset;
  $display("%0t: At End of test error counter = %0d and
              correct counter = %0d", $time, error_count, correct_count);
  $stop;
end
task check_result (input expected_result);
  @(negedge clk);
  if (q! == q_expected) begin
    error_count = error_count + 1;
   display("\%0t: Error: For D = \%0b, and en = \%0d and q should be
         equal to %0d but it is equal %0d", $time, d, en, expected_result, q);
  end
  else
    correct_count = correct_count + 1;
endtask
task check_reset();
  // Assert reset
  rst = 1;
  @(negedge clk);
  if (q! = 0) begin
    error_count = error_count + 1;
    $display("%0t: Error: Reset Value is Asserted and the Output is
                                                Not Tied to Low", $time);
  end
  else
    correct_count = correct_count + 1;
  // desert reset
  rst = 0;
endtask
endmodule
```

#### Do File for (DFF tb2) Question 1

```
vlib work
vlog dff.v dff_t1_tb.sv dff_t2_tb.sv + cover - covercells
vsim - voptargs = +acc work. dff_t2_tb - cover
add wave *
coverage save dff_t2_tb.ucdb - onexit - du work. dff
run - all
# quit - sim
# vcover report dff_t2_tb.ucdb - details - annotate
- all - output dff_t2_Coverage_Rpt. txt
# vcover merge dff_magdy.ucdb dff_t1_tb.ucdb dff_t2_tb.ucdb - du work. dff
# vcover report dff_magdy.ucdb - details - annotate
- all - output dff_Coverage_Rpt. txt
```

#### **WAVEFORM**



# 300: At End of test error counter = 0 and correct counter = 6

## **CODE COVERAGE**

```
■ dff_Coverage_Rpt.txt
   Coverage Report by instance with details
2
3
   ______
   === Instance: /\work.dff
4
   === Design Unit: work.dff
5
6
   ______
7
   Branch Coverage:
                        Bins Hits Misses Coverage
8
     Enabled Coverage
9
     -----
                         4
                               4
                                     0 100.00%
10
     Branches
11
12
   13
14
   Branch Coverage for instance /\work.dff
15
16
             Item
     Line
                              Count
                                    Source
17
18
    File dff.v
     -----IF Branch-----
19
                                12
                                   Count coming in to IF
20
     9
21
     9
               1
                                4
                                     if (rst)
22
23
     11
               1
                                4
                                    else begin
24
25
     15
               1
                                           if(en)
                                2
26
27
                                   All False Count
28
   Branch totals: 4 hits of 4 branches = 100.00%
```

```
\equiv dff_Coverage_Rpt.txt
     Statement Coverage:
32
        Enabled Coverage
                                   Bins
                                            Hits Misses Coverage
33
34
        Statements
                                    4
                                                    0 100.00%
35
36
     ------Details------
37
38
     Statement Coverage for instance /\work.dff --
39
40
        Line
                    Item
                                            Count
                                                    Source
41
       File dff.v
42
43
                                                    module dff(clk, rst, d, q, en);
44
45
         2
46
47
                                                    parameter USE_EN = 1 ;
48
49
50
                                                    input clk, rst, d, en;
51
         5
52
53
         6
                                                    output reg q;
54
55
56
57
         8
                       1
                                              12
                                                    always @(posedge clk) begin
58
                                                       if (rst)
59
         9
60
61
         10
                                                          q <= 0;
62
63
                                                       else begin
         11
```

```
62
63
                                                         else begin
         11
64
65
         12
                                                            case(USE_EN)
66
67
         13
                                                               1'b0 : q <= d ;
                        1
                                                 4
68
69
         14
                                                               1'b1 : begin
70
71
         15
                                                                  if(en)
72
73
         16
                                                 2
                        1
                                                                    q <= d;
74
75
76
     Toggle Coverage:
77
         Enabled Coverage
                                     Bins
                                              Hits
                                                     Misses Coverage
78
79
         Toggles
                                       10
                                                10
                                                          0
                                                              100.00%
80
     81
82
83
     Toggle Coverage for instance /\work.dff --
84
85
                                             Node
                                                     1H->0L
                                                                0L->1H "Coverage"
86
87
                                              c1k
                                                          2
                                                                    2
                                                                          100.00
88
                                                          2
                                                                    2
                                                                          100.00
                                               d
89
                                                          2
                                                                    2
                                                                          100.00
                                              en
                                                                          100.00
90
                                                          2
                                                                    2
91
                                                          2
                                                                    2
                                                                          100.00
                                              rst
92
93
     Total Node Count
94
     Toggled Node Count
95
     Untoggled Node Count =
                                 0
96
97
     Toggle Coverage =
                            100.00% (10 of 10 bins)
98
99
100
     Total Coverage By Instance (filtered view): 100.00%
101
102
```