

Randomization & Functional Coverage

Assignment 3 Extra

By: Magdy Ahmed Abbas Abdelhamid





SV Randomization & Functional Coverage – Extra

Q1. Verify the functionality of the following counter:

Parameters:

1. WIDTH: width of the data_load and count_out ports (Valid values: 4, 6, 8, default: 4)

Inputs:

- clk
- 2. rst n (active low sync rst)
- 3. load_n (active low load)
- 4. up_down (When the input is high then increment counter, else decrement the counter)
- 5. ce (enable signal to increment or decrement the counter depending on the up down)
- 6. data load (load data to count out output when the load signal is asserted)

Outputs:

- 1. count_out (counter output)
- 2. max_count (When the counter reaches the maximum value, this signal is high, else low)
- 3. zero (When the counter reaches the minimum value, this signal is high, else low)

Requirements:

- List your verification plan items.
- Create a verification requirement document based on your verification plan items to support
 your verification planning, an example of the document can be found in the link here. Please
 copy this document to have your own version and fill the document with the design
 requirements.
- 3. Constrained Randomization
 - a. Constraint the reset to be deactivated most of the time
 - b. Constraint the load signal to be active 70% of the time
 - c. Constraint the enable signal to be active 70% of the time

4. Functional Coverage

- a. Coverpoint for load data when load is asserted
- b. Coverpoint for count out if the reset is deasserted, enable is active and up_down is high
 - Autogenerate bins for all values
- c. Coverpoint for count out if the reset is deasserted, enable is active and up_down is high
 - i. Transition bin to check when overflow occurs (maximum value to zero)
- d. Coverpoint for count out if the reset is deasserted, enable is active and up_down is low
 - Autogenerate bins for all values
- e. Coverpoint for count out if the reset is deasserted, enable is active and up_down is low
 - i. Transition bin to check when underflow occurs (zero to maximum value)



Test Plan:

- **♣** In case of the activation of the reset (reset) the output must be zero until positive edge of the clock arrival as it is synchronous reset.
 - we don't care about the randomization of all input signals, but we care about the constraint randomization for the reset (as it must be deactivated most of time)
 - There is no cover point for reset signal in our verification design.
 - Output Checked against golden mode.
- **♣** In case of deactivation for the reset and activate the load signal where in this case we expect that the output will take the data_load value.
 - Randomization under constraints on the load_n signal to be activated 70% of the time simulation.
 - we create cover point for data_load values as in the default configuration there will be auto 16 bins have to be hit.
 - Output Checked against golden model.
- **↓** In case of counting up or down we have to deactivate reset and load and activate the enable signal to inform the simulator that we shall count not load the output with the data.
 - Randomization under constraints for the enable signal to be activated most of time (70% of time simulation).
 - there is no cover point for enable signal in our verification design.
 - Output Checked against golden mode.
- **4** for the output count_out, it will depend on the input values.
 - Randomization for all input signals.
 - Included in a coverpoint for count_out where we create four cover points for it.
 - Output Checked against golden model.

Technique for Testing Feature:

- Randomize Testing.
- Self Checking.
- Verification IP, Block Level.

COUNTER DESIGN

```
// Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
// Description: Counter Design
module counter (clk, rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
parameter WIDTH = 4;
input clk;
input rst_n;
input load n:
input up_down;
input ce;
input [WIDTH -1:0] data_load;
output reg [WIDTH -1:0] count_out;
output max_count;
output zero;
always @(posedge clk) begin
 if (!rst_n)
   count_out <= 0;
 else if (!load_n)
   count_out <= data_load;</pre>
 else if (ce)
   if (up_down)
     count_out <= count_out + 1;</pre>
   else
     count_out <= count_out - 1;</pre>
end
assign max_count = (count_out == \{WIDTH\{1'b1\}\}\})? 1:0;
assign zero = (count_out == 0)? 1:0;
endmodule
```

COUNTER PACKAGE


```
package pkg;
// parameters declaration
parameter SIZE = 4;
localparam MAX_COUNT = {SIZE{1'b1}};
localparam ZERO = 0;
class test;
rand bit rst_n_c , load_n_c , ce_c , up_down_c ;
rand bit [SIZE - 1: 0] data_load_c;
logic [SIZE - 1: 0] count_out_c;
constraint c_rst \{ rst_n_c dist \{0: = 5, 1: = 95\}; \}
constraint c_load { load_n_c dist {0:/70,1:/30}; }
constraint c_enable { ce_c dist {0:/30,1:/70}; }
covergroup cg;
  load cp : coverpoint data load c iff(!load n c);
  count_up_cp1: coverpoint count_out_c iff(rst_n_c && ce_c && up_down_c);
  count_up_cp2 : coverpoint count_out_c iff(rst_n_c && ce_c && up_down_c)
    bins Bins_trans_overflow = (MAX_COUNT => ZERO);
  count_down_cp1 : coverpoint count_out_c iff(rst_n_c && ce_c && ! up_down_c);
  count down cp2: coverpoint count out ciff(rst n c && ce c &&!up down c)
    bins Bins trans underflow = (ZERO => MAX COUNT);
endgroup
function new;
  cg = new();
endfunction
endclass
endpackage
```


COUNTER TESTBENCH

```
import pkg ::*;
module counter_tb;
// input and output declaration
logic clk , rst_n , load_n , up_down , ce ;
logic [SIZE - 1: 0] data_load;
logic [SIZE - 1: 0] count_out;
logic max count, zero;
logic [SIZE - 1: 0] count_out_exp; // expected value for output count
// counters declaration
int correct_count , error_count ;
counter #(.WIDTH(SIZE)) DUT (.*);
// clock declaration
initial begin
  clk = 0;
  forever
  #25 \text{ clk} = \sim \text{clk}; // clock period = 50 ns
end
test obj1; // create object from the class
initial begin
  obj1 = new();
  correct\_count = 0;
  error\_count = 0;
  for(int i = 0; i < 10000; i + +) begin
    assert(obj1.randomize());
    rst_n = obj1.rst_n_c;
    load_n = obj1.load_n_c;
    up_down = obj1.up_down_c;
    ce = obj1.ce_c;
    data_load = obj1.data_load_c;
    @(negedge clk); // this delay is to sample the correct output
    obj1.count_out_c = count_out;
    obj1.cg.sample(); // we sample the data after each randomized iteration
    self_check();
  end
  $\display(\"correct counter = \%0d, error counter = \%0d",
                                                          correct_count, error_count);
  $stop;
end
```

```
task self_check();
  if(! rst_n)
    count_out_exp = 0;
  else if(!load_n)
    count_out_exp = data_load;
  else if(ce) begin
    if(up_down)
      count_out_exp = count_out_exp + 1;
    else
      count_out_exp = count_out_exp - 1;
  end
  if(count_out! == count_out_exp) begin
    $display("the counter doesn't operate correctly");
    error_count + +;
  end else
    correct_count + +;
endtask
endmodule
```

WAVEFORM





TRANSCRIPT

correct counter = 10000 , error counter = 0



Do File for (Counter) Question 1

vlib work
vlog counter. v package. sv counter_tb. sv + cover - covercells
vsim - voptargs = +acc work. counter_tb - cover
add wave *
coverage save counter_tb. ucdb - onexit
run - all

COUNTER VERIFICATION REQUIREMENTS

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
counter_1	Incase of the activation of the reset (reset) the output must be zero untill positive edge of the clock arrival as it is synchronous reset	we don't care about the randomization of all input siganls but we care about the constraint randomization for the reset (as it must be deactivated most of time)	there is no cover point for reset signal in our verification design	Output Checked against golden model
counter_2	Incase of deactivation for the reset and activate the load signal where in this case we expect that the output will take the data_load value	Randomization under constraints on the load_n signal to be activated 70% of the time simulation	we create cover point for data_load values as in the default configuration there will be auto 16 bins have to be hit	Output Checked against golden model
counter_3	In case of counting up or down we have to deactivate reset and load and activate the enable signal to inform the simulator that we shall count not load the output with the data	Randomization under constraints for the enable signal to be activated most of time (70% of time simulation)	there is no cover point for enable signal in our verification design	Output Checked against golden model
counter_4	for the output count_out , it will depend on the input values	Randomization for all input signals	Included in a coverpoint for count_out where we create four cover points for it	Output Checked against golden model

CODE COVERAGE

```
≡ counter_coverage_report.txt
    Coverage Report by instance with details
 2
 3
    === Instance: /counter tb/DUT
    === Design Unit: work.counter
 6
    ______
 7
    Branch Coverage:
 8
       Enabled Coverage
                                        Hits
                                Bins
                                               Misses Coverage
 9
10
       Branches
                                  10
                                          10
                                                  0 100.00%
11
    12
13
    Branch Coverage for instance /counter tb/DUT
14
15
       Line
                  Item
16
                                        Count
                                                Source
17
18
      File counter.v
19
                     -----IF Branch-----
                                                Count coming in to IF
20
       15
                                                    if (!rst_n)
21
       15
                                         533
22
                                         6600
                                                   else if (!load_n)
23
        17
24
25
                                         1999
                                                    else if (ce)
26
                                                All False Count
27
                                          861
28
    Branch totals: 4 hits of 4 branches = 100.00%
29
               -----IF Branch-----
30
                                                Count coming in to IF
31
       20
                                         1999
32
       20
                                                       if (up down)
33
34
       22
                                          985
                                                       else
35
    Branch totals: 2 hits of 2 branches = 100.00%
36
37
             -----IF Branch-----
38
39
                                                Count coming in to IF
       26
40
                                                assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
       26
41
42
                                         8092
                                                assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
        26
43
44
    Branch totals: 2 hits of 2 branches = 100.00%
45
46
              -----IF Branch-----
47
                                                Count coming in to IF
       27
48
       27
                                                assign zero = (count out == 0)? 1:0;
49
50
                                         7699
                                                assign zero = (count_out == 0)? 1:0;
        27
51
52
    Branch totals: 2 hits of 2 branches = 100.00%
```

```
≡ counter_coverage_report.txt
54
55
    Condition Coverage:
                        Bins Covered Misses Coverage
56
       Enabled Coverage
57
                                 2 2 0 100.00%
58
       Conditions
59
60
    61
62
    Condition Coverage for instance /counter tb/DUT --
63
64
      File counter.v
    -----Focused Condition View-----
65
    Line 26 Item 1 (count_out == {4{{1}}})
66
    Condition totals: 1 of 1 input term covered = 100.00%
67
68
69
                Input Term Covered Reason for no coverage Hint
70
    (count_out == {4{{1}}}) Y
71
72
       Rows: Hits FEC Target Non-masking condition(s)
73
74
      Row 1: 1 (count_out == \{4\{\{1\}\}\}\})_0 - Row 2: 1 (count_out == \{4\{\{1\}\}\}\})_1 -
75
76
77
78
    -----Focused Condition View-----
    Line 27 Item 1 (count out == 0)
79
    Condition totals: 1 of 1 input term covered = 100.00%
80
81
82
          Input Term Covered Reason for no coverage Hint
83
      (count_out == 0) Y
84
85
        Rows: Hits FEC Target Non-masking condition(s)
86
87
      Row 1: 1 (count_out == 0)_0 -
88
      Row 2: 1 (count out == 0) 1 -
89
90
91
92
    Statement Coverage:
93
       Enabled Coverage
                                Bins Hits Misses Coverage
94
                                              0 100.00%
95
                                        7
       Statements
                                 7
96
```

```
157
158
159
     Toggle Coverage:
                                                 Misses Coverage
160
        Enabled Coverage
                                  Bins
                                          Hits
161
162
                                   30
                                            30
                                                     0 100.00%
        Toggles
163
     ======Toggle Details========================
164
165
166
     Toggle Coverage for instance /counter_tb/DUT --
167
168
                                            Node 1H->0L
                                                              0L->1H "Coverage"
169
170
                                                                         100.00
                                             ce
                                                       1
                                                                  1
171
                                             clk
                                                        1
                                                                  1
                                                                         100.00
                                                        1
172
                                   count_out[3-0]
                                                                  1
                                                                         100.00
173
                                   data_load[0-3]
                                                        1
                                                                  1
                                                                         100.00
174
                                          load n
                                                        1
                                                                  1
                                                                         100.00
175
                                        max_count
                                                        1
                                                                  1
                                                                         100.00
                                                        1
                                                                  1
176
                                                                         100.00
                                           rst n
177
                                                        1
                                                                         100.00
                                         up_down
                                                                  1
178
                                                        1
                                                                  1
                                                                         100.00
                                            zero
179
180
     Total Node Count
                              15
181
     Toggled Node Count
                               15
182
     Untoggled Node Count =
                                0
183
184
     Toggle Coverage
                      = 100.00% (30 of 30 bins)
185
```

FUNCTIONAL COVERAGE

≡ coι	unter_coverage_report.txt							
441	Covergroup Coverage:							
442	Covergroups	1	na	na	100.00%			
443	Coverpoints/Crosses	5	na	na	na			
444	Covergroup Bins	50	50	0	100.00%			
445								
446	Covergroup			Metri	c Goal	Bins	Status	
447								
448								
449	TYPE /pkg/test/cg			100.00	% 100		Covered	
450	covered/total bins:			5	9 50			
451	missing/total bins:				9 50			
452	% Hit:			100.00	100			
453	Coverpoint load_cp			100.00	% 100		Covered	
454	covered/total bins:			1	6 16			
455	missing/total bins:				9 16			
456	% Hit:			100.00	% 100			
457	Coverpoint count_up_cp1			100.00	% 100		Covered	
458	covered/total bins:			10	6 16			
459	<pre>missing/total bins:</pre>				9 16			
460	% Hit:			100.00	% 100			
461	Coverpoint count_up_cp2			100.00	% 100		Covered	
462	covered/total bins:				1 1			
463	missing/total bins:				0 1			
464	% Hit:			100.00	% 100			
465	Coverpoint count_down_cp1			100.00	% 100		Covered	
466	covered/total bins:			1	6 16			
467	missing/total bins:				9 16			
468	% Hit:			100.00				
469	Coverpoint count_down_cp2			100.00			Covered	
470	covered/total bins:				1 1			
471	missing/total bins:				0 1			
472	% Hit:			100.00				
473	Covergroup instance \/pkg::test:	cg		100.00			Covered	
474	covered/total bins:			5				
475	missing/total bins:				9 50			
476	% Hit:			100.00				
477	Coverpoint load_cp			100.00			Covered	
478	covered/total bins:			1				
479	missing/total bins:				9 16			
480	% Hit:			100.00			Course	
481	bin auto[0]			43			Covered	
482	bin auto[1]			45			Covered	
483	bin auto[2]			44			Covered	
484	bin auto[3]			44			Covered	
485	bin auto[4]			44			Covered	
486	bin auto[5] bin auto[6]			41			Covered Covered	
487	bin auto[6] bin auto[7]			404 454				
488							Covered	
489 490	bin auto[8] bin auto[9]			40			Covered	
	bin auto[9] bin auto[10]			43			Covered	
491	bin auto[10] bin auto[11]			45			Covered Covered	
492	DIN auto[11]			48	0 1	-	Covered	

## Standard Control 1	=	unter coverage report by						
495 bin auto[13] 426 1 Covered					20	97	1	Covered
496								
496								
Covered 100.00% 100 10								
1		2 2						
### ### ### ### ### ### ### ### ### ##								coverea
Mathematics 100.00% 100								
Description			100 0					
								Carranad
bin auto[s]								
Second S								
December December								
597 bin auto[6] 187 1 - Covered		2 2						
508								
Separation Sep								
518								
Din auto 10 199 1 Covered								
Description of the property		2 2						
513 bin auto[12] 206 1 Covered		2 2						
Dia auto Dia auto								
Dia auto 14								
Dia auto Dia auto								
Size		2 2						Covered
1								
Signature Sign			100.00			Covered		
Signature								
521 bin Bins_trans_overflow 33 1 - Covered								
100.00% 100 		% Hit:						
16								
524 missing/total bins: 0 16 - 525 % Hit: 100.00% 100 - 526 bin auto[0] 197 1 - Covered 527 bin auto[1] 213 1 - Covered 528 bin auto[2] 232 1 - Covered 530 bin auto[4] 188 1 - Covered 531 bin auto[5] 183 1 - Covered 532 bin auto[6] 206 1 - Covered 533 bin auto[7] 194 1 - Covered 534 bin auto[8] 195 1 - Covered 535 bin auto[19] 224 1 - Covered 536 bin auto[10] 224 1 - Covered 537 bin auto[11] 205 1 - Covered 538 bin auto[12] 185 1 - Covered 540 bin auto[13] 219 1		. = = .						Covered
S25 X Hit:								
197		_						
Description Statements St		% Hit:			100.00	0%		
528 bin auto[2] 232 1 - Covered 529 bin auto[4] 187 1 - Covered 530 bin auto[5] 188 1 - Covered 531 bin auto[6] 206 1 - Covered 532 bin auto[7] 194 1 - Covered 533 bin auto[8] 195 1 - Covered 534 bin auto[9] 191 1 - Covered 535 bin auto[10] 224 1 - Covered 536 bin auto[11] 205 1 - Covered 537 bin auto[12] 185 1 - Covered 538 bin auto[12] 185 1 - Covered 539 bin auto[13] 219 1 - Covered 540 bin auto[14] 206 1 - Covered 541 bin auto[15] 260 1 - Covered 542 Coveredount_down_cp2 100.00% 100 -		bin auto[0]			19	97		Covered
529 bin auto[3] 197 1 - Covered 530 bin auto[4] 188 1 - Covered 531 bin auto[5] 183 1 - Covered 532 bin auto[6] 206 1 - Covered 533 bin auto[7] 194 1 - Covered 534 bin auto[8] 195 1 - Covered 535 bin auto[9] 191 1 - Covered 536 bin auto[10] 224 1 - Covered 537 bin auto[11] 205 1 - Covered 538 bin auto[12] 185 1 - Covered 539 bin auto[13] 219 1 - Covered 540 bin auto[14] 206 1 - Covered 541 bin auto[15] 260 1 - Covered 542 Coverpoint count_down_cp2 100.00% 100 - Covered 543 covered/total bins: 0 1 - 544 missing/total bins: 0 1 - </td <td>527</td> <td></td> <td></td> <td></td> <td>2:</td> <td>13</td> <td>1</td> <td>Covered</td>	527				2:	13	1	Covered
188	528	bin auto[2]			2	32	1	Covered
531 bin auto[5]	529	bin auto[3]			19	97		Covered
Description	530	bin auto[4]			18	88	1	Covered
194	531	bin auto[5]			18	83	1	Covered
534 bin auto[8] 195 1 - Covered 535 bin auto[9] 191 1 - Covered 536 bin auto[10] 224 1 - Covered 537 bin auto[11] 205 1 - Covered 538 bin auto[12] 185 1 - Covered 539 bin auto[13] 219 1 - Covered 540 bin auto[14] 206 1 - Covered 541 bin auto[15] 260 1 - Covered 542 Coverpoint count_down_cp2 100.00% 100 - Covered 543 covered/total bins: 1 1 - Covered 544 missing/total bins: 0 1 - Covered 545 % Hit: 100.00% 100 - Covered 547 Statement Coverage: 8ins Hits Misses Coverage 548 Enabled Coverage Bins Hits Misses Coverage 549	532	bin auto[6]			20	96	1	Covered
535 bin auto[9] 191 1 Covered 536 bin auto[10] 224 1 Covered 537 bin auto[11] 205 1 Covered 538 bin auto[12] 185 1 Covered 539 bin auto[13] 219 1 Covered 540 bin auto[14] 206 1 Covered 541 bin auto[15] 260 1 Covered 542 Coverpoint count_down_cp2 100.00% 100 Covered 543 covered/total bins: 1 1 - 544 missing/total bins: 0 1 - 545 % Hit: 100.00% 100 - 546 bin Bins_trans_underflow 28 1 Covered 547 Statement Coverage Bins Hits Misses Coverage - - 549	533	bin auto[7]			19	94	1	Covered
536 bin auto[10] 224 1 - Covered 537 bin auto[11] 205 1 - Covered 538 bin auto[12] 185 1 - Covered 539 bin auto[13] 219 1 - Covered 540 bin auto[14] 206 1 - Covered 541 bin auto[15] 260 1 - Covered 542 Coverpoint count_down_cp2 100.00% 100 - Covered 543 covered/total bins: 1 1 - 544 missing/total bins: 0 1 - 545 % Hit: 100.00% 100 - 546 bin Bins_trans_underflow 28 1 - Covered 547 Statement Coverage: 8ins Hits Misses Coverage 549	534	bin auto[8]			19	95	1	Covered
537 bin auto[11] 205 1 - Covered 538 bin auto[12] 185 1 - Covered 539 bin auto[13] 219 1 - Covered 540 bin auto[14] 206 1 - Covered 541 bin auto[15] 260 1 - Covered 542 Coverpoint count_down_cp2 100.00% 100 - Covered 543 covered/total bins: 1 1 - 544 missing/total bins: 0 1 - 545 % Hit: 100.00% 100 - 546 bin Bins_trans_underflow 28 1 - Covered 547 Statement Coverage: Statement Coverage Bins Hits Misses Coverage 549	535	bin auto[9]			19	91	1	Covered
537 bin auto[11] 205 1 - Covered 538 bin auto[12] 185 1 - Covered 539 bin auto[13] 219 1 - Covered 540 bin auto[14] 206 1 - Covered 541 bin auto[15] 260 1 - Covered 542 Coverpoint count_down_cp2 100.00% 100 - Covered 543 covered/total bins: 1 1 - 544 missing/total bins: 0 1 - 545 % Hit: 100.00% 100 - 546 bin Bins_trans_underflow 28 1 - Covered 547 Statement Coverage: Statement Coverage Bins Hits Misses Coverage 549	536				2	24	1	Covered
538 bin auto[12] 185 1 - Covered 539 bin auto[13] 219 1 - Covered 540 bin auto[14] 206 1 - Covered 541 bin auto[15] 260 1 - Covered 542 Coverpoint count_down_cp2 100.00% 100 - Covered 543 covered/total bins: 1 1 - 544 missing/total bins: 0 1 - 545 % Hit: 100.00% 100 - 546 bin Bins_trans_underflow 28 1 - Covered 547 Statement Coverage:								
539 bin auto[13] 219 1 - Covered 540 bin auto[14] 206 1 - Covered 541 bin auto[15] 260 1 - Covered 542 Coverpoint count_down_cp2 100.00% 100 - Covered 543 covered/total bins: 1 1 - 544 missing/total bins: 0 1 - 545 % Hit: 100.00% 100 - 546 bin Bins_trans_underflow 28 1 - Covered 547 Statement Coverage: Statement Coverage Bins Hits Misses Coverage 549							1	Covered
540 bin auto[14] 206 1 - Covered 541 bin auto[15] 260 1 - Covered 542 Coverpoint count_down_cp2 100.00% 100 - Covered 543 covered/total bins: 1 1 - 544 missing/total bins: 0 1 - 545 % Hit: 100.00% 100 - 546 bin Bins_trans_underflow 28 1 - Covered 547 Statement Coverage: Statement Coverage Bins Hits Misses Coverage 549		bin auto[13]					1	
541 bin auto[15] 260 1 - Covered 542 Coverpoint count_down_cp2 100.00% 100 - Covered 543 covered/total bins: 1 1 - 544 missing/total bins: 0 1 - 545 % Hit: 100.00% 100 - 546 bin Bins_trans_underflow 28 1 - Covered 547 Statement Coverage: Statement Coverage Bins Hits Misses Coverage 549								
542 Coverpoint count_down_cp2 100.00% 100 - Covered 543 covered/total bins: 1 1 - 544 missing/total bins: 0 1 - 545 % Hit: 100.00% 100 - 546 bin Bins_trans_underflow 28 1 - Covered 547 Statement Coverage: Statement Coverage Bins Hits Misses Coverage 549		2 3	2 3					
543 covered/total bins: 1 1 - 544 missing/total bins: 0 1 - 545 % Hit: 100.00% 100 - 546 bin Bins_trans_underflow 28 1 - Covered 547 Statement Coverage: Statement Coverage Bins Hits Misses Coverage 549								
544 missing/total bins: 0 1 - 545 % Hit: 100.00% 100 - 546 bin Bins_trans_underflow 28 1 - Covered 547 Statement Coverage: Statement Coverage								
545 % Hit: 100.00% 100 - 546 bin Bins_trans_underflow 28 1 - Covered 547 Statement Coverage: 548 Enabled Coverage Bins Hits Misses Coverage 549								
546 bin Bins_trans_underflow 28 1 - Covered 547 Statement Coverage: 548 Enabled Coverage Bins Hits Misses Coverage 549		_			100.00			
547 Statement Coverage: 548 Enabled Coverage Bins Hits Misses Coverage 549 550 Statements 1 1 0 100.00% 551								Covered
548 Enabled Coverage Bins Hits Misses Coverage 549								
549 550 Statements 1 1 0 100.00% 551			Bins	Hits	Misses	Coverage		
550 Statements 1 1 0 100.00% 551		enablea coverage				age		
551		Statements			a	100 00%		
		Scacemencs	1	1	•	100.00%		
	,,,,	748						

748				
749	TOTAL COVERGROU	COVERAGE: 100.00%	COVERGROUP TYPES: 1	
750				
751	ASSERTION RESULT	rs:		
752				
753	Name	File(Line)	Failure	Pass
754			Count	Count
755				
756	/counter_tb/#and	onb1k#95084642#30#4#	/#ub1k#95084642#30/immed	d32
757		counter_tb.sv(32) 0	1
758				






Q2. Verify the functionality of the following Moore FSM that detects "010" non-overlapped pattern.

Ports:

Name	Туре	Size	Description			
x			Input sequence			
clk	Input	1 bit	Clock			
rst			Active high asynchronous reset			
у	1 bit		Output that is HIGH when the sequence 010 is detected			
count	Output	10 bits	Outputs the number of time the pattern was detected			



Requirements:

- 1. Create a package with a typedef enum for the states named state_e
- 2. Create a class inside of the pacakge named fsm_transaction
 - 1. Variables
 - x, rst, y_exp (1 bit)
 - o user_count_exp (10 bits)
 - 2. Constraint the reset to be deactivated most of the time
 - 3. Constraint the x to have value '0' 67% of the time
- 2. In your testbench, import the package and randomize the object created from the above class
 - a. After randomization, send the object to a task named check_result
 - b. Inside of the check_result, you will send the object to another task named golden_model to evaluate the values of the y_exp and user_count_exp of the object. Golden_model task should have inside of it 2 variables declared as cs and ns of datatype state_e. Those will be used to model the FSM.
 - c. After returning from the golden_model task, the check_result task will compare the values of the y_exp and user_counts_exp of the object with the y and user_counts ports of the DUT.
- Generate a code coverage report and make sure that the statements, branch, toggle and FSM coverage are 100%

FSM RTL DESIGN

```
/ Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
// Description: 010 — sequence — detector Design
module FSM_010(clk, rst, x, y, users_count);
 parameter IDLE = 2'b00;
 parameter ZERO = 2'b01;
 parameter ONE = 2'b10;
 parameter STORE = 2'b11;
 input clk, rst, x;
 output y;
 output reg [9:0] users_count;
 reg [1:0] cs, ns;
 always @(*) begin
   case (cs)
    IDLE:
      if (x)
       ns = IDLE;
      else
       ns = ZERO;
    ZERO:
      if (x)
       ns = ONE;
      else
       ns = ZERO;
    ONE:
      if (x)
       ns = IDLE;
      else
       ns = STORE;
    STORE:
      if (x)
       ns = IDLE;
       ns = ZERO;
    default: ns = IDLE;
   endcase
 end
```

```
always @(posedge clk or posedge rst) begin
    if(rst) begin
     cs <= IDLE;
    end
    else begin
     cs <= ns;
    end
  end
  always @(posedge clk or posedge rst) begin
    if(rst) begin
     users_count <= 0;</pre>
    end
    else begin
     if (cs == STORE)
        users_count <= users_count + 1;</pre>
    end
  end
  assign y = (cs == STORE)? 1:0;
endmodule
```

GOLDEN MODEL

```
module FSM_golden_model(x, clk, rst, y_exp, count_exp);
parameter STORE = 2'b00;
parameter IDLE = 2'b01;
parameter ZERO = 2'b10;
parameter ONE = 2'b11;
input x, clk, rst;
output reg y_exp;
output reg [9: 0] count_exp;
reg [1:0] cs, ns;
// Next state Logic
always @(cs or x) begin
  case (cs)
    STORE:
      if (x)
        ns = IDLE;
      else
        ns = ZERO;
    IDLE:
      if (x)
        ns = IDLE;
      else
        ns = ZERO;
    ZERO:
      if (x)
        ns = ONE;
      else
        ns = ZERO;
    ONE:
      if (x)
        ns = IDLE;
      else
        ns = STORE;
    default : ns = IDLE;
  endcase
end
```

```
// State Memory
always @(posedge clk or posedge rst) begin
  if (rst) begin
    cs \le IDLE;
    count_exp <= 0;
  end
  else
    cs \le ns;
end
// Output Logic
always @(cs) begin
  case (cs)
    STORE: begin
          y_{exp} = 1;
          count_{exp} = count_{exp} + 1;
        end
    IDLE, ZERO, ONE : y_exp = 0;
  endcase
end
endmodule
```

PACKAGE

FSM Testbench

```
import my_pkg ::*;
module sequence_tb;
parameter IDLE = 2'b00;
parameter ZERO = 2'b01;
parameter ONE = 2'b10;
parameter STORE = 2'b11;
logic clk, rst, x;
logic y, y_expected;
logic [9: 0] users_count, users_count_expected;
fsm_transaction my_fsm; // create object from the class
FSM_010 #(.IDLE(IDLE),.ZERO(ZERO),.ONE(ONE),.STORE(STORE))
                                            DUT_Design (clk, rst, x, y, users_count);
FSM_golden_model #(.IDLE(IDLE),.ZERO(ZERO),.ONE(ONE),.STORE(STORE))
                          DUT_GOLD (x, clk, rst, y_expected, users_count_expected);
int error_counter, correct_counter;
initial begin
  clk = 0:
  forever
  #1 clk = \sim clk;
end
initial begin
  error\_counter = 0;
  correct\_counter = 0;
  my_fsm = new();
  for(int i = 0; i < 10000; i + +) begin
    assert(my_fsm.randomize());
    rst = my_fsm.rst_c;
    x = my_fsm.x_c;
    my_fsm.y_exp = y_expected;
    my_fsm.user_count_exp = users_count_expected;
    check_result();
  end
```


```
// Directed test to get the toggle cover to 100
  rst = 1:
  #10;
  rst = 0;
  for (int i = 0; i < 10000; i + +) begin
    x = 0;
    #2;
    x = 1;
    #2;
   x = 0;
    #2;
  end
  $display("Error_Counter = %0d, Correct_Counter = %0d",
                                                   error_counter, correct_counter);
  $stop;
end
// Check Result Task
task check_result();
  @(negedge clk);
  if ((y! == y_expected) && (users_count! == users_count_expected)) begin
    $display("The FSM Design is Wrong!");
    error counter + +;
  end
  else
    correct_counter + +;
endtask
endmodule
```




Do File for (FSM_010) Question 2

```
vlib work
vlog FSM_010. v FSM_package. sv FSM_golden_model. sv FSM_testbench. sv + cover - covercells
vsim - voptargs = +acc work. sequence_tb - cover
add wave *
coverage save FSM_testbench. ucdb - onexit - du work. FSM_010
run - all
# quit - sim
# vcover report FSM_testbench. ucdb - details - annotate - all - output FSM_Coverage_Rpt. txt
```

WAVEFORM





Error_Counter = 0 , Correct_Counter = 10000

CODE COVERAGE

≡ FS	M_Coverage_Rpt.txt	t					
1	Coverage Repo	ort by instance	with details				
2							
3	========				=======	======	
4	=== Instance:	: /\sequence_tb#	DUT_Design				
5	=== Design Ur	nit: work.FSM_01	L0				
6	========				=======	======	
7	Branch Covera	age:					
8	Enabled (Coverage	Bins	Hits	Misses	Coverage	e
9							-
10	Branches		21	21	0	100.00%	6
11							
12	=========	==========	====Branch Deta	ils====	=======	======	
13							
14	Branch Covera	age for instance	/\sequence_tb#	DUT_Des	ign		
15							
16		Item		Count	Source		
17							
18	File FSM_01						
19							
20	21			60371			n to CASE
21	22	1		2927	I	DLE:	
22	0.7			22725		ED0	
23	27	1		23735	Z	ERO:	
24	23			22500		NIE .	
25	32	1		22509	0	NE:	
26	27	1		11100		TORE	
27	37	1		11199	5	TORE:	
28 29	42	1		1		ofou1++	nc - IDLE
29 30	42	1		1	a	erauit:	ns = IDLE;
31	Branch totale	s: 5 hits of 5 b	nanches - 100 G	10%			
21	Branch totals	s. o litts of o	maniches = 100.0	0/6			

```
■ FSM_Coverage_Rpt.txt

                     -----IF Branch-----
34
       23
                                        2927
                                               Count coming in to IF
35
       23
                    1
                                        1196
                                                     if (x)
36
                     1
37
       25
                                        1731
                                                     else
38
39
    Branch totals: 2 hits of 2 branches = 100.00%
40
41
             -----IF Branch-----
42
       28
                                       23735
                                              Count coming in to IF
43
                    1
                                       11686
                                                     if (x)
       28
44
45
       30
                     1
                                       12049
                                                     else
46
47
    Branch totals: 2 hits of 2 branches = 100.00%
48
            -----IF Branch-----
49
50
                                       22509
                                               Count coming in to IF
51
       33
                    1
                                       11503
                                                     if (x)
52
53
       35
                     1
                                       11006
                                                     else
54
55
    Branch totals: 2 hits of 2 branches = 100.00%
56
    -----IF Branch-----
57
                                       11199
58
       38
                                               Count coming in to IF
59
       38
                    1
                                         291
                                                     if (x)
60
61
       40
                                       10908
                    1
                                                     else
62
63
    Branch totals: 2 hits of 2 branches = 100.00%
64
65
              -----IF Branch-----
                                       38850
66
                                               Count coming in to IF
       47
67
                   1
                                        1951
                                                  if(rst) begin
       47
68
69
       50
                    1
                                       36899
                                                  else begin
70
71
    Branch totals: 2 hits of 2 branches = 100.00%
72
73
             -----IF Branch-----
74
                                       37477
                                               Count coming in to IF
       56
                                        1908
75
       56
                    1
                                                  if(rst) begin
76
       59
                    1
                                       35569
77
                                                  else begin
78
79
    Branch totals: 2 hits of 2 branches = 100.00%
80
    -----IF Branch-----
81
82
       60
                                       35569
                                               Count coming in to IF
83
                                                    if (cs == STORE)
       60
                    1
                                       10806
84
                                       24763
85
                                               All False Count
86
    Branch totals: 2 hits of 2 branches = 100.00%
87
88
               -----IF Branch-----
                                       35966
89
       65
                                               Count coming in to IF
90
       65
                                       10908
                                                assign y = (cs == STORE)? 1:0;
                    1
91
92
       65
                     2
                                       25058
                                               assign y = (cs == STORE)? 1:0;
93
94
    Branch totals: 2 hits of 2 branches = 100.00%
```

```
≡ FSM_Coverage_Rpt.txt
97 Condition Coverage:
98
                               Bins Covered Misses Coverage
       Enabled Coverage
99
100
       Conditions
                                2
                                       2
                                              0 100.00%
101
102
     103
104
     Condition Coverage for instance /\sequence_tb#DUT_Design --
105
106
     File FSM_010.v
107
     -----Focused Condition View-----
            60 Item 1 (cs == 3)
108
     Condition totals: 1 of 1 input term covered = 100.00%
109
110
111
     Input Term Covered Reason for no coverage Hint
112
                    Υ
113
      (cs == 3)
114
115
        Rows: Hits FEC Target Non-masking condition(s)
116
117
     Row 1: 1 (cs == 3)_0
                   1 (cs == 3)_1
118
      Row 2:
119
120
     -----Focused Condition View-----
     Line 65 Item 1 (cs == 3)
121
122
     Condition totals: 1 of 1 input term covered = 100.00%
123
124
      Input Term Covered Reason for no coverage Hint
125
126
      (cs == 3)
                   Υ
127
       Rows: Hits FEC Target
128
                                      Non-masking condition(s)
129
      Row 1: 1 (cs == 3)_0
Row 2: 1 (cs == 3)_1
130
     Row 1:
131
132
133
134
     FSM Coverage:
                               Bins
135
       Enabled Coverage
                                     Hits Misses Coverage
136
                               ----
                                             0 100.00%
                                       4
137
       FSM States
                                 4
                                        7
                                 7
                                                0 100.00%
138
      FSM Transitions
```

≡ FSN	M_Coverage_Rp	ot.txt								
140			===FSM Detail	S======	=======================================					
141										
142	FSM Coverage for instance /\sequence_tb#DUT_Design									
143	1311 65761	TSM Coverage for instance / (sequence_co#bol_besign								
144	FSM_ID: cs									
145	Current State Object : cs									
146		Current State Object : cs								
147		Value MapInfo :								
148										
149		State Name	Va]	шо						
150	LINE	State Name	val	ue						
151	22	IDLE		0						
152 153	27 32	ZERO ONE		1 2						
154		STORE ed States :		3						
155										
156		C+-+-	1164							
157		State	Hit_cou							
158										
159		IDLE		.54						
160		ZERO	132							
161		ONE	115							
162		STORE	109	808						
163		ed Transitions :								
164										
165	Line	Trans_ID	Hit_cou		Transition					
166										
167	26	0		06	IDLE -> ZERO					
168	29	1		03	ZERO -> ONE					
169	48	2		46	ZERO -> IDLE					
170	36	3		808	ONE -> STORE					
171	34	4		95	ONE -> IDLE					
172	41	5		43	STORE -> ZERO					
173	39	6	3	64	STORE -> IDLE					
174										
175										
176	Summai	ry	Bins	Hits	Misses Coverage					
177										
178		SM States	4	4	0 100.00%					
179	F:	SM Transitions	7	7	0 100.00%					

```
Statement Coverage:
                                 Bins
                                                Misses Coverage
181
        Enabled Coverage
                                         Hits
182
                                 ----
                                          ____
183
                                   17
                                           17
                                                    0
                                                       100.00%
        Statements
184
185
     186
     Statement Coverage for instance /\sequence_tb#DUT_Design --
187
188
189
        Line
                   Item
                                         Count
                                                 Source
190
       File FSM_010.v
191
192
        8
                                                 module FSM_010(clk, rst, x, y, users_count);
193
194
        9
                                                  parameter IDLE = 2'b00;
195
196
                                                  parameter ZERO = 2'b01;
        10
197
198
        11
                                                  parameter ONE = 2'b10;
199
200
                                                  parameter STORE = 2'b11;
        12
201
202
        13
203
204
                                                  input clk, rst, x;
        14
205
206
        15
                                                  output y;
207
208
        16
                                                  output reg [9:0] users_count;
    307
    309
         Toggle Coverage:
    310
                                    Bins
                                            Hits
                                                   Misses Coverage
            Enabled Coverage
    311
                                                       0 100.00%
                                      36
    312
                                              36
            Toggles
    313
    314
         -----Toggle Details------
```

```
315
316
      Toggle Coverage for instance /\sequence_tb#DUT_Design --
317
                                                                      0L->1H "Coverage"
318
                                                   Node
                                                            1H->0L
319
320
                                                                 1
                                                                             1
                                                    clk
                                                                                    100.00
                                                                             1
321
                                                cs[1-0]
                                                                 1
                                                                                    100.00
322
                                                ns[1-0]
                                                                 1
                                                                             1
                                                                                    100.00
323
                                                    rst
                                                                 1
                                                                             1
                                                                                    100.00
324
                                                                 1
                                                                             1
                                                                                    100.00
                                       users_count[9-0]
325
                                                                                    100.00
                                                                 1
                                                                             1
                                                      X
326
                                                                 1
                                                                             1
                                                                                    100.00
                                                      У
327
328
      Total Node Count
                                    18
329
      Toggled Node Count
                                    18
330
     Untoggled Node Count =
331
332
                               100.00% (36 of 36 bins)
      Toggle Coverage
333
334
335
     Total Coverage By Instance (filtered view): 100.00%
336
337
```