

Quartus Prime Lite Edition - C:/AlteraPj/pipemultQP16\_1M4V4/Schematic/pipemult - pipemult2

File Edit View Project Assignments Processing Tools Window Help

pipemult2

Project Navigator

Files

GenMux.vhd  
comparator.vhd  
Add32.bdf  
Add8.bdf  
pipemult.bdf  
ram.vhd  
mult.qip  
Add1.bdf  
SQRT.qip

Tasks

Compilation

Task

Compile Design  
Analysis & Synthesis  
Fitter (Place & Route)  
Assembler (Generate programming files)  
Timing Analysis  
Edit Settings  
View Report

Compilation Report - pipemult2

Table of Contents

Flow Summary  
Flow Settings  
Flow Non-Default Global Settings  
Flow Elapsed Time  
Flow OS Summary  
Flow Log  
Analysis & Synthesis  
Fitter  
Assembler  
Power Analyzer  
Timing Analyzer  
Summary  
Parallel Compilation  
SDC File List  
Clocks  
Slow 1200mV 85C Model  
Fmax Summary  
Setup Summary  
Hold Summary  
Recovery Summary  
Removal Summary  
Minimum Pulse Width Sumr  
Metastability Summary

Slow 1200mV 85C Model Fmax Summary

<<Filter>>

	Fmax	Restricted Fmax	Clock Name	Note
1	35.11 MHz	35.11 MHz	clk1	

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock. Paths of different clocks, including generated clocks, are ignored. For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges

IP Catalog

Installed IP

Project Directory

No Selection Available

Library

Basic Functions  
DSP  
Interface Protocols  
Memory Interfaces and Controllers  
Processors and Peripherals  
University Program

Search for Partner IP

All

<<Filter>>

Find...

Find Next

Type ID Message

293000 Quartus Prime Full Compilation was successful. 0 errors, 33 warnings

System Processing (314)

Windows Taskbar

100% 00:00:55

4:51 PM 8/11/2023

Magdy Ahmed