

Search altera.com

Project Navigator

Files

- BeMicro_Max10_top.bdf
- qsys_control.sdc
- nios2_control/synthesis/nios2_control.qip
- BeMicro_MAX10_top.sdc

Table of Contents

- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Flow Messages
- Flow Suppressed Messages
- Assembler
- Timing Analyzer
 - Summary
 - Parallel Compilation
 - SDC File List
 - Clocks
- Slow 1200mV 85C Model
 - Fmax Summary
 - Setup Summary
 - Hold Summary
 - Recovery Summary
 - Removal Summary
 - Minimum Pulse Width Summ
 - Metastability Summary
- Slow 1200mV 0C Model
- Fast 1200mV 0C Model

Slow 1200mV 85C Model Fmax Summary

	Fmax	Restricted Fmax	Clock Name	Note
1	37.99 MHz	37.99 MHz	altera_...ved_tck	
2	73.55 MHz	73.55 MHz	SYS_CLK	

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock. Paths of different clocks, including generated clocks, are ignored. For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges

Task

- Netlist Viewers
- Design Assistant (Post-Mapping)
- I/O Assignment Analysis
- Fitter (Place & Route)
- Assembler (Generate programming files)
- Timing Analysis
- EDA Netlist Writer

Compilation

Find... Find Next

Type ID Message

293000 Quartus Prime Full Compilation was successful. 0 errors, 283 warnings

System (3) Processing (482)

Magdy Ahmed

100% 00:01:35 4:43 PM 8/11/2023