



64 K-Byte dyn. RAM für ST DE-Bus





Decodierprotokoll für dvi. RAM-Karte - LS'288

STECKERLEISTE VG Leiste 2 reihig Serie B

	Masse	a 1	b 1	Masse	
POWER READY		a 2	b 2	D 0	
(- 5V)		a 3	b 3	D 1	
(+ 12 V)		a 4	b 4	D 2	
(- 12 V)		a 5	b 5	D 3	
(+ 15 V)		a 6	b 6	D 4	Datenbus
(- 15 V)		a 7	b 7	D 5	
		a 8	b 8	D 6	
		a 9	b 9	D 7	
		a 10	b 10	A 0	
		a 11	b 11	A 1	
		a 12	b 12	A 2	
A 17		a 13	b 13	A 3	
A 16		a 14	b 14	A 4	
RESET A		a 15	b 15	A 5	
HALT		a 16	b 16	A 6	
IEO		a 17	b 17	A 7	
IEI		a 18	b 18	A 8	Adressbus
INT		a 19	b 19	A 9	
NMI		a 20	b 20	A 10	
BUSAK		a 21	b 21	A 11	
(Hold)		BUSRQ	a 22	b 22	A 12
		RESET	a 23	b 23	A 13
(Ready)		WAIT	a 24	b 24	A 14
		RFSH	a 25	b 25	A 15
		RD	a 26	b 26	MREQ · RD
		WR	a 27	b 27	MREQ · WR
		MREQ	a 28	b 28	Master/Stave
		IORQ	a 29	b 29	IORQ · WR
		M 1	a 30	b 30	IORQ · RD
10 MHZ		TAKT	a 31	b 31	Φ 2,5 MHZ
		+ 5 V	a 32	b 32	+ 5 V