### Университет ИТМО

# Факультет программной инженерии и компьютерной техники Кафедра вычислительной техники

## Лабораторная работа № 4 по дисциплине "Схемотехника ЭВМ"

Вариант: 2

Выполнил: Айтуганов Д. А.

Чебыкин И. Б.

Группа: Р3301

Проверяющий: Баевских А. Н.


## Содержание

1	Задание	2
2	Формат команд	2
3	Внесенные изменения	2

### 1 Задание

Реализовать выполнение команды JAL, JR

### 2 Формат команд



#### 3 Внесенные изменения

```
diff --git a/circuitry/lab4/src/hdl/control.v b/circuitry/lab4/src/hdl/control.v
index 06a370e..806feab 100644
--- a/circuitry/lab4/src/hdl/control.v
+++ b/circuitry/lab4/src/hdl/control.v
00 -1,7 +1,6 00
 'timescale 1ns / 1ps
module control( input [5:0]
                                   opcode,
       input [5:0]
                        special,
                 input
                                   branch_eq,
                                                    // result of comparison for conditional
    branch
                 output reg [1:0] if_pc_source,
@@ -9,8 +8,7 @@ module control( input [5:0]
                                                   opcode,
                 output
                                   ex_imm_command,
                                   ex_alu_src_b,
                 output reg
                        ex_alu_rslt_src, // ? PC + 8 : alu_result => EX_MEM_alu_rslt
       output reg
                 output reg [1:0] ex_dst_reg_sel,
                 output reg
                                   ex_dst_reg_sel,
                 output reg [1:0] ex_alu_op,
                 output reg
                                   mem_read,
                 output reg
                                   mem_write,
@@ -21,17 +19,14 @@ module control( input [5:0]
                                                       opcode,
      localparam
                     LW
                           = 6'b100011,
                            = 6'b101011,
                     SW
                          = 6, p000100,
                     BEQ
                     RTYPE = 6'b000000,
                           = 6, b000010,
                     J
                           = 6'b000011,
                     JAL
                     ADDI = 6, b001000,
                     RTYPE = 6, b0,
                            = 6, d2,
                            = 6'd3,
                      JAL
                     ADDI
                           = 6, p001000,
                      ANDI
                           = 6, b001100,
                            = 6, p001101,
                     ORI
                     XORI
                           = 6'b001110,
                     SLTI
                           = 6,0001010,
 //special
                            = 6'b001000;
                     JR
                     SLTI = 6'b001010;
      reg memory_op;
@@ -45,15 +40,14 @@ module control( input [5:0]
                                                      opcode,
```

```
always @* begin
     //default values
                          = 0;
           if_pc_source
          ex_alu_src_b
                         = 0;
    ex_alu_rslt_src = 0;
          ex_dst_reg_sel = 0;
          ex_alu_op
                          = 0;
                          = 0;
          mem\_read
          mem_write
                          = 0;
          wb_mem_to_reg = 0;
          wb_reg_write
                          = 0;
          if_pc_source
                         = 0;
                         = 0;
          ex_alu_src_b
          ex_dst_reg_sel = 0;
          ex_alu_op = 0;
                         = 0;
          \mathtt{mem\_read}
                       = 0;
          mem_write
           wb_mem_to_reg = 0;
           wb_reg_write
                         = 0;
           memory_op = ( (opcode == LW) | (opcode == SW) );
r_type_op = ( opcode == RTYPE );
@@ -63,7 +57,7 @@ module control( input [5:0]
                                                  opcode,
           if (memory_op) begin
               ex_alu_src_b = 1'b1; // select sign_extend_offset input
                ex_dst_reg_sel = 2'b00; // rt
               ex_dst_reg_sel = 1'b0; // rt
ex_alu_op = 2'b00; // add op
               wb_mem_to_reg = 1',b1; // select mem_out
@@ -76,7 +70,7 @@ module control( input [5:0]
                                                 opcode,
           end
           else if (r_type_op) begin
                                      // select B input
                ex_alu_src_b = 1'b0;
               ex_dst_reg_sel = 2'b01; // rd
               ex_dst_reg_sel = 1'b1; // rd
               ex_alu_op = 2'b10;
                                       // operaction defined by func code
end
           else if (immediate_op) begin
               ex_alu_src_b = 1'b1;  // select sign_extend_offset input
               ex_dst_reg_sel = 2'b00; // rt
                ex_dst_reg_sel = 1'b0; // rt
                                     // operation defined by function code
               ex_alu_op = 2'b10;
               wb_mem_to_reg = 1'b0; // alu_out
@@ -99,23 +93,9 @@ module control( input [5:0]
                                                  opcode.
           end
           else if (jump_op)
               if_pc_source = 2'b10; // PC <= jump_addr</pre>
      if ( opcode == JAL ) begin
       ex_dst_reg_sel = 2'b10;
       ex_alu_rslt_src = 1'b1; // EX_MEM_alu_result <= PC + 8
       wb_reg_write = 1'b1;
          else if (~|opcode) begin
      if(special == JR) begin
       if_pc_source = 2'b11;
      end
      else begin
       //NOP
      end
           else begin
               //NOP
          end
    else begin
    //NOP
    end
     end
```

3

endmodule

```
diff --git a/circuitry/lab4/src/hdl/ex_stage.v b/circuitry/lab4/src/hdl/ex_stage.v
index 5207328..5a7e3d3 100644
--- a/circuitry/lab4/src/hdl/ex_stage.v
+++ b/circuitry/lab4/src/hdl/ex_stage.v
@@ -6,8 +6,7 @@ module ex_stage( input
                  input
                                    mem_write,
                  input
                                     ex_imm_command,
                  input
                                    ex_alu_src_b,
                  input
                                     ex_alu_rslt_src,
                  input [1:0]
                                     ex_dst_reg_sel,
                  input
                                     ex_dst_reg_sel,
                  input [1:0]
                                     ex_alu_op,
                  input pstop_i,
@@ -15,7 +14,6 @@ module ex_stage( input
                                                      clk,
                  input [31:0]
                                    Α,
                  input [31:0]
                                    В.
                                    sign_extend_offset,
                  input [31:0]
                  input [31:0]
                                    next_i_addr, // PC + 8
                  input [4:0]
                                                         // target register
                                     rt,
                  input [4:0]
                                    rd,
                                                         // destination register
                  input [5:0]
                                     opcode,
@@ -24,10 +22,8 @@ module ex_stage( input
                                                        clk,
                                                         // forwarding from EX_MEM
                  input [31:0]
                                    mem_fwd_val,
                                    wb_fwd_val,
                                                         // forwarding from WB
                  input [31:0]
                  output [4:0]
                                    ex_dst_reg,
                  output [5:0]
                                    ex_opcode,
                  output reg [31:0] alu_a_in,
                  output reg [4:0] ex_dst_reg,
                  output reg [31:0] EX_MEM_alu_result,
                  output reg [31:0] EX_MEM_B_value,
@@ -42,6 +38,7 @@ module ex_stage( input
                                                      clk.
      wire [5:0] func_code;
wire [4:0] alu_ctl;
                               // func code for ALU control
// ALU control lines
      reg [31:0] alu_a_in;
      wire [31:0] alu_b_in;
      reg [31:0] b_value;
@@ -66,19 +63,11 @@ module ex_stage( input
                                                        clk.
           endcase
      end
- always 0* begin
           case(ex_dst_reg_sel)
                0: ex_dst_reg = rt;
                1: ex_dst_reg = rd;
                2: ex_dst_reg = 5'd31;
                default: ex_dst_reg = 5'd0;
                                               //
           endcase
     end
      assign alu_b_in = ex_alu_src_b ? sign_extend_offset : b_value;
      assign func_field = sign_extend_offset [5:0]; // looks wierd, but func code is encoded
    there
     assign func_code = ex_imm_command ? {{2'b10},{~opcode[2] & opcode[1] & ~opcode[0]},
    opcode[2:0]} : func_field;
      assign ex_opcode = opcode;
      assign ex_dst_reg = ex_dst_reg_sel ? rd : rt;
      alu_ctrl aluctl_inst(
           .alu_op (ex_alu_op),
@@ -104,7 +93,7 @@ module ex_stage( input
                                                       clk,
                 EX_MEM_wb_mem_to_reg <= 0;</pre>
           end
                 EX_MEM_alu_result <= ex_alu_rslt_src ? next_i_addr : alu_result;</pre>
                 EX_MEM_alu_result <= alu_result;
                 EX_MEM_B_value <= b_value;</pre>
                 EX_MEM_dst_reg <= ex_dst_reg;</pre>
                 EX_MEM_opcode <= opcode;</pre>
diff --git a/circuitry/lab4/src/hdl/id_stage.v b/circuitry/lab4/src/hdl/id_stage.v
index 07e49ca..58d3dd6 100644
```

```
--- a/circuitry/lab4/src/hdl/id_stage.v
+++ b/circuitry/lab4/src/hdl/id_stage.v
                                                        clk, rst,
@@ -34,8 +34,7 @@ module id_stage( input
                   output reg
                                      ID_EX_mem_write,
                   output reg
                                      ID_EX_ex_imm_command,
                   output reg
                                      ID_EX_ex_alu_src_b ,
                   output reg
                                       ID_EX_ex_alu_rslt_src ,
                   output reg [1:0] ID_EX_ex_dst_reg_sel,
                   output reg
                                      ID_EX_ex_dst_reg_sel,
                   output reg [1:0] ID_EX_ex_alu_op,
                   output [31:0]
                                      branch_addr, jump_addr,
                                                                  // branch and jump adresses
@@ -48,9 +47,8 @@ module id_stage( input
                                                        clk, rst,
      wire [31:0] sign_extend_offset;
      wire
                   ex_imm_command;
      wire
                   ex_alu_src_b;
- wire
            ex_alu_rslt_src;
      wire [1:0] ex_dst_reg_sel;
      wire
                   ex_alu_src_b;
      wire
                   ex_dst_reg_sel;
      wire [1:0] ex_alu_op;
                   mem_read;
      wire
      wire
                  mem_write;
@@ -105,13 +103,11 @@ module id_stage( input
                                                           clk, rst,
      control cunit_instance (
           .opcode( instruction [31:26] ),
            .special( instruction [5:0] ),
           .branch_eq( branch_eq ),
           .id_rt_is_source(id_rt_is_source),
            .if_pc_source(if_pc_source),
            .ex_imm_command(ex_imm_command),
           .ex_alu_src_b(ex_alu_src_b),
           .ex_alu_rslt_src(ex_alu_rslt_src),
           .ex_dst_reg_sel(ex_dst_reg_sel),
           .ex_alu_op(ex_alu_op),
            .\,{\tt mem\_read}\,(\,{\tt mem\_read}\,)\,\,,
@@ -136,7 +132,6 @@ module id_stage( input
                                                          clk, rst,
                ID_EX_mem_write <= 0;</pre>
                 ID_EX_ex_imm_command <= 0;</pre>
                 ID_EX_ex_alu_src_b <= 0;</pre>
      ID_EX_ex_alu_rslt_src <= 0;</pre>
                 ID_EX_ex_dst_reg_sel <= 0;</pre>
                 ID_EX_ex_alu_op <= 0;</pre>
           end
@@ -156,15 +151,14 @@ module id_stage( input
                                                           clk, rst,
                 if(!pstop_i) begin
                     if (is_nop || hazard) begin
                           ID_EX_wb_reg_write <= 0;</pre>
                                                  <= 0;
                           ID_EX_wb_mem_to_reg
                           ID_EX_mem_read
                                                  <= 0;
                           ID_EX_mem_write
                                                  <= 0;
                           ID_EX_ex_imm_command <= 0;</pre>
                          ID_EX_ex_alu_src_b
                                                   <= 0;
            ID_EX_ex_alu_rslt_src <= 0;</pre>
                           ID_EX_ex_dst_reg_sel <= 0;</pre>
                           ID_EX_ex_alu_op <= 0;</pre>
                                                 <= 0;
                           ID_EX_wb_reg_write
                           ID_EX_wb_mem_to_reg <= 0;
ID_EX_mem_read <= 0;</pre>
                           ID_EX_mem_read
                                                 <= 0;
                           ID_EX_mem_write
                           ID_EX_ex_imm_command <= 0;</pre>
                           ID_EX_ex_alu_src_b <= 0;</pre>
                           ID_EX_ex_dst_reg_sel <= 0;</pre>
                           ID_EX_ex_alu_op
                      end
                      else begin
                          ID_EX_wb_reg_write <= wb_reg_write;</pre>
@@ -173,7 +167,6 @@ module id_stage( input
                          ID_EX_mem_write <= mem_write;</pre>
                           ID_EX_ex_imm_command <= ex_imm_command;</pre>
                           ID_EX_ex_alu_src_b <= ex_alu_src_b;</pre>
            ID_EX_ex_alu_rslt_src <= ex_alu_rslt_src;</pre>
                           ID_EX_ex_dst_reg_sel <= ex_dst_reg_sel;</pre>
```

```
ID_EX_ex_alu_op <= ex_alu_op;</pre>
diff --git a/circuitry/lab4/src/hdl/if_stage.v b/circuitry/lab4/src/hdl/if_stage.v
index c37f303..02f4cd0 100644
--- a/circuitry/lab4/src/hdl/if_stage.v
+++ b/circuitry/lab4/src/hdl/if_stage.v
@@ -15,7 +15,7 @@ module if_stage( input
                                                      clk, rst,
                             [31:0] i_addr,
                  output
                              [31:0] i_instr_in,
                              [31:0] jump_addr, branch_addr, reg_data_1,
                  input
                              [31:0] jump_addr, branch_addr,
                  input
                  output reg [31:0] IF_ID_next_i_addr,
                  output reg [31:0] IF_ID_instruction );
@@ -40,8 +40,7 @@ module if_stage( input
                                                      clk. rst.
           case (pc_source)
                2'b00: pc_next = next_i_addr;
                2'b01: pc_next = branch_addr;
                2'b10: pc_next = jump_addr;
      2'b11: pc_next = reg_data_1;
                2'b10: pc_next = jump_addr;
           endcase
      end
diff --git a/circuitry/lab4/src/hdl/pipeline.v b/circuitry/lab4/src/hdl/pipeline.v
index 5762ea0..bd18ddc 100644
--- a/circuitry/lab4/src/hdl/pipeline.v
+++ b/circuitry/lab4/src/hdl/pipeline.v
00 -33,7 +33,6 00 module pipeline ( input wire clk,
      wire [4:0] ex_dst_reg;
wire [5:0] ex_opcode;
- wire [31:0] ex_reg_data_1;
                                // for jr
      wire [4:0] id_rs;
      wire [4:0] id_rt;
@@ -45,8 +44,7 @@ module pipeline ( input wire
                                                       clk,
      wire
                  ID_EX_mem_write;
      wire
                  ID_EX_ex_imm_command;
      wire
                 ID_EX_ex_alu_src_b;
                  ID_EX_ex_alu_rslt_src;
      wire
      wire [1:0] ID_EX_ex_dst_reg_sel;
      wire
                  ID_EX_ex_dst_reg_sel;
      wire [1:0] ID_EX_ex_alu_op;
      wire [31:0] ID_EX_A;
      wire [31:0] ID_EX_B;
00 - 94,7 + 92,6 00 module pipeline (input wire
                                                        clk,
           .i_instr_in
                             ( i_instr_in),
           .jump_addr
                              ( jump_addr ),
           .branch_addr
                              ( branch_addr ),
    .reg_data_1 ( ex_reg_data_1 ),
           .IF_ID_instruction ( i_fetched ),
           .IF_ID_next_i_addr ( next_i_addr ));
00 - 167,7 + 164,6 00 module pipeline ( input wire
                                                         clk.
           .\,{\tt ID\_EX\_mem\_write} ( \,{\tt ID\_EX\_mem\_write} ),
           . \mbox{ID\_EX\_ex\_imm\_command} ( \mbox{ID\_EX\_ex\_imm\_command} ),
           .ID_EX_ex_alu_src_b ( ID_EX_ex_alu_src_b ),
           .ID_EX_ex_alu_rslt_src ( ID_EX_ex_alu_rslt_src ),
           .ID_EX_ex_dst_reg_sel ( ID_EX_ex_dst_reg_sel ),
           .ID_EX_ex_alu_op ( ID_EX_ex_alu_op ),
@@ -188,13 +184,11 @@ module pipeline ( input wire
                                                            clk.
           .mem_write ( {\tt ID\_EX\_mem\_write} ),
           .ex_imm_command ( ID_EX_ex_imm_command ),
           .ex_alu_src_b ( \mbox{ID_EX_ex_alu_src_b} ),
           .ex_alu_rslt_src ( ID_EX_ex_alu_rslt_src ),
           .ex_dst_reg_sel ( ID_EX_ex_dst_reg_sel ),
           .ex_alu_op ( ID_EX_ex_alu_op ),
           .A ( ID_EX_A ),
           .B ( ID_EX_B ),
           . \verb|sign_extend_offset| ( ID_EX_sign_extend_offset|),\\
    .rt ( ID_EX_rt ),
                                                               // target register
           .rd ( ID_EX_rd ),
                                                               // destination register
```

Листинг 1: diff