

Memo 4

Drexel University

To: Dr Christopher Peters
From: Mahad Faisal
Date: 02/15/2024
Re: Lab 3- Latches and Flip-Flops

Purpose

The purpose of this lab is to expand the understanding of Latches and Flip-Flops, the building blocks of memory. This is done through the simulation of a D-Latch and a D-Flip-Flop on EDAPlayground with Verilog, a hardware descriptive language, as well as building a D-Latch circuit using an Arduino MEGA 2560 kit as well as logic gate ICs.

Methodology

Before the Verilog simulations could be initiated, it was important to understand what D-Latches are, how they function and what their logic diagram looks like. A D-Latch is a type of circuit that stores memory. The D-Latch takes in two signals, a data signal (D) and an enable signal (EN) and outputs two variables Q and Q'. A D-Latch circuit is enable sensitive which means that the outputs, Q and Q', will only be affected by the data signal when the enable (EN) signal is set to HIGH or 1. If the enable signal is set to low the output signal(s) will remain the same as just before the enable signal changed and will only be affected by the data signal once the enable signal has been set to high again.

To better understand D-latches, both the behavioral and structural models of the D-latch circuit will be simulated using Verilog. In the behavioral model, equations are used as a tool to model the system, whereas in the structural model equations are replaced by the components of the D-latch as shown in **Fig 1.1**.

Since the first part of the project, 4A, will involve 2 models, the behavioral and structural, the design.sv file will contain two modules as seen in **Fig 2.1**. The module of the structural model has code that declares the inputs and outputs of the system, declares the wires N1, A1 and A and then it uses logic such as and/nor to set up the D-Latch. Unlike structural model, the behavioral model uses an equation inside of an always block to simulate the D-latch.

The testbench.sv file, seen in **Fig 2.2** is needed to run the simulation. After the variables, registers and wires have been declared, the two objects dls (structural) and dlb (behavioral) are instantiated. After that an initial block is created in which number of edge transitions made by the enable signal, basically how many times the enable signal changes, is set to 20. In the initial block the \$monitor function is also used to display the variables and a for loop is used to determine a random shift time for the next EN and D start which are then delayed. This is used to produce non-periodic signals.

The following initial block created a .vcd dumpfile for the output(s) and dumps the variables into it. With this code both the structural and behavioral models are simulated,

The second part of the project, 4B, involves D Flip-Flops and their simulation. Like for the D-latch simulation, this will have both behavioral and structural models. The goal is to see that both models give the same output.

Because the D Flip-Flop is just two D Latches in series, the Verilog code for the flip-flop is very similar to that of the D-Latch, and this is seen in **Fig. 2.3**. The timescale function is initially used to specify the length and precision of the simulation the structural model for the D latch that makes up the flip flop is created.

Just as in the previous part of the lab, the structural model uses logic commands/functions such as 'and' to set up the d latch. The following module addresses the output of the flip flop and assigns the variables to wires to drive the output. In this module the code checks for a positive clock edge and because of this when a positive clock edge is recognized the output, Q, is set to D.

The behavioral model uses an equation in an always block to set the system. The following testbench is also very similar to that of the d-latch code seen before. Once the dut1 and dut2 variables are created for the structural and behavioral outputs respectively and initial begin block similar to the one in the previous example is created, a vcd dumpfile is made and variables are dumped into it. Before the code is finished, a line that generates the clock signal with a time period of 4 steps is made and the initial clock value is set to 0. This code perfectly simulates the D Flip-flop as required.

The final part of the Verilog section of this project involved modifying the testbench file from project 4B to accommodate 1 D-Latch and 1 D Flip-Flop and their respective outputs, so that the functions of both can be compared. In this code [**Fig 2.4**] only the behavioral model is used for the flip flop and only the structural for the latch as the aim is to compare the different types of circuits not different ways to implement them. In this code two objects were instantiated, the structural model of the D latch and the behavioral model of the flip flop in contrast to the reference code.

Once the modifications were made to the code, it was run using Icarus Verilog 0.9.7 and EPwave on EDAPlayground.

The final part of this lab was to create a physical circuit, **Fig 3**, using the Arduino MEGA 2560 kit and logic ICs that stored 1 bit of memory which is a D latch. The components used to build this circuit were:

- 1) Large breadboard
- (1) Arduino Mega 2560
- (1) 74HC04 Hex inverter package
- (1) 74HC08 AND gate package
- (1) 74HC02 NOR gate package
- (2) Buttons
- (2) 5 kΩ resistors

- (2) 1 k Ω resistors
- Jumper wires


To start building this circuit, buttons were added to the large breadboard. For power the top left of the buttons were connected to the top power rail and for grounding and current control 5 kilohm resistors were connected from the bottom right pin of the buttons to the bottom blue ground rail.

After that the three logic gates 74HC04, 08 and 02 were placed onto the board in that order. The VCC pins for these logic gate ICs were connected to the top power rail and the GND pins were connected to the bottom GND rail. Once those connections were verified the two LEDs were added with their respective 1 kilo-ohm resistors connected to the bottom blue ground rail.

To finish off, the wiring for the logic gates for placed and verified and Arduino board was connected to the breadboard via wires. After powering the Arduino via the wall outlet pin, the Arduino code was uploaded to the board and the different combinations of inputs on the buttons were tested and the results recorded via the serial plotter built into the Arduino IDE. This was the project in its entirety.

Results

Project 4A results




Pictured above is the EPwave output of project 4A. The desired output was achieved according to the output as both the structural and behavioral outputs were the same for outputs Q and Q'.

Project 4B results



Pictured above is the EPwave output for project 4B. The goal of this part was to get the right output for a D Flip-Flop and the waveform above shows that the goal was achieved because the output for both the behavioral and structural model is edge triggered so it only changes when the enable or clock/clk value changes from low to high and high to low as it should.

Verilog 4C results



According to logic theory, flip-flops are edge triggered so its output changes when the control/clk signal goes from high to low and latches are level triggered so its output change whenever the input changes unaffected by the clk signal. This phenomenon can clearly be seen in the waveform output seen above. The latch clearly responds to changes in the input, D, and the flip-flop responds to rising edges in the clock signal.



The goal of the hardware lab was to visualize the correct set of data (inputs and outputs) for different combinations of inputs (e.g. only left pressed, both pressed then released etc.) in the serial plotter of the Arduino IDE which is pictured above. This serial plot shows that the D latch was built successfully. Value 3 is the output, value 2 is the data signal and value 1 is the clock signal. The output signal doesn't change when only one of the data and clock signal are energized at the beginning, but when both are activated simultaneously, the output returns a HIGH value. Even after the data and clock signal are de-energized the output signal continues to return a HIGH value because the function of the d latch is to latch onto the last given value and store it, and it only resets to low once the clock signal is energized at the end.

Appendix

Figure 5.1 A D-Latch circuit




Figure 6.1 The design.sv module for the d-latch

```
1 // Structural model of D latch
2 module d_latch_s(input EN, input D, output Q, output Qbar);
3
4 wire N1, A1, A2;
5
6 not(N1,D);
7 and(A1, D, EN);
8 and(A2, N1, EN);
9 nor(Qbar, A1, Q);
10 nor(Q, A2, Qbar);
11
12 endmodule
13
14 // Behavioral model of D Latch
15 module d_latch_b(input EN, input D, output reg Q, output reg Qbar);
16
17 always @(EN or D)
18     if(EN) begin
19         Q <= D;
20         Qbar <= ~D;
21     end
22 endmodule
```

Figure 2.2 testbench.sv file for d-latch simulation

```

1 timescale 10ns/1ns
2 module project_4A_tb;
3
4 reg EN, D;
5 reg delay;
6 reg [1:0] delay2;
7 wire Q_b, Q_s, Qbar_b, Qbar_s;
8 integer i, NUM_TRANSITIONS;
9
10 d_latch_s dls(.EN(EN), .D(D), .Q(Q_s), .Qbar(Qbar_s));
11 d_latch_b dlb(.EN(EN), .D(D), .Q(Q_b), .Qbar(Qbar_b));
12
13 initial begin
14     NUM_TRANSITIONS = 20;

```

```

15     $monitor ("[Ox%t], EN=%0b, D=%0b, Q_s=%0b, Q_b=%0b, Qbar_s=%0b, Qbar_b=%0b",
16             $time, EN, D, Q_s, Q_b, Qbar_s, Qbar_b);
17     // initialize variables
18     D <= 0;
19     EN <= 0;
20     // Delay to get it started
21     #1;
22     for (i = 0; i < NUM_TRANSITIONS; i = i+1) begin
23         delay = $random;
24         delay2 = $random;
25         #(delay2) EN <= ~EN;
26         #(delay) D <= i;
27     end
28     $finish();
29 end
30
31 initial begin
32     $dumpfile("Project_4A.vcd");
33     $dumpvars(1, EN, D, Q_s, Q_b, Qbar_s, Qbar_b);
34 end
35
36 endmodule

```

Figure 2.3 testbench.sv code for flip flop

```
Type this into the testbench.vi tab of EDA Playground

1 `timescale 10ns/1ns
2 module d_latch_s(input EN, input D, output Q, output Qbar);
3
4 wire N1, A1, A2;
5
6 not(N1,D);
7 and(A1,D,EN);
8 and(A2,N1,EN);
9 nor(Qbar,A1,Q);
10 nor(Q,A2,Qbar);
11 endmodule
12
13 module DFFa(input clk, input D, output QFF);
14
15 wire Q1; // Output of first latch
16 wire Q1bar;
17 wire QFF;
18 wire QFFbar;
19 wire D_latch_v1;
20 wire clk;
21
22 assign notclk = !clk;
23 d_latch_s latch1(notclk, D, D_latch_v1, Q1bar);
24 d_latch_s latch2(clk, D_latch_v1, QFF, QFFbar);
25 endmodule
26
```

```
16.3. BASIC D FLIPFLOP 91
27
28 module DFFb(input clk, input D, output reg Q);
29
30 always @(posedge clk)
31 begin
32 Q <= D;
33 end
34 endmodule
35
36 module Project_4C_tb;
37
38 reg clk, D;
39 reg [2:0] delay;
40 wire QFFa, QFFb;
41 integer i, NUM_TRANSITIONS;
42 integer seed = 1;
43
44 //Initialize DFFb
45 DFFa dut1(clk, D, QFFa);
46 DFFb dut2(clk, D, QFFb);
47
48 initial begin
49 NUM_TRANSITIONS = 20;
50 D <= 0;
51 for (i = 0; i < NUM_TRANSITIONS; i = i+1) begin
52 delay = $random(seed);
53 #(delay) D <= 1;
54 end
55 $finish();
56 end
57
58 initial begin
59 $dumpfile("project_4C_results.vcd");
60 $dumpvars(1,clk, D, QFFa, QFFb);
61 end
62
63 always #2 clk = ~ clk;
64 initial clk = 0;
65 endmodule
66
```

Figure 2.4 testbench

```
testbench.sv
1 `timescale 10ns/1ns
2
3 module d_latch_s(input EN, input D, output Q, output Qbar);
4
5 wire N1, A1, A2;
6
7 not(N1,D);
8 and(A1,D,EN);
9 and(A2,N1,EN);
10 nor(Qbar,A1,Q);
11 nor(Q,A2,Qbar);
12 endmodule
13
14 module DFFb(input clk, input D, output reg Q);
15
16 always @(posedge clk)
17 begin
18 Q <= D;
19 end
20 endmodule
21
22 module Project_4C_tb;
23
24 reg clk, D;
25 reg [2:0] delay;
26 wire Qlatch, QFFb;
27 integer i, NUM_TRANSITIONS;
28 integer seed = 1;
29
30 d_latch_s dut1(clk, D, Qlatch, Qbar);
31 DFFb dut2(clk, D, QFFb);
32
33 initial begin
34 NUM_TRANSITIONS = 20;
35 D <= 0;
36 for (i = 0; i < NUM_TRANSITIONS; i = i+1) begin
37 delay = $random(seed);
38 #(delay) D <= 1;
39 end
40 $finish();
41 end
42
43 initial begin
44 $dumpfile("project_4C_results.vcd");
45 $dumpvars(1,clk, D, Qlatch, QFFb);
46 end
47
48 always #2 clk = ~ clk;
49 initial clk = 0;
50 endmodule
51
```

Figure 7 Finished Arduino circuit

