CHAPTER I

i - 1	A	<i>ઇ</i>	c	A.B.C	(A.B.C)		3'	c'	A+B+C'
	0	0	0	0	1	1	1	1	1
	0	0	1	O	١	1	١	0	1
	0	1	0	0	١	1	0	١	Ŋ.
	\bar{o}	1	1	0	-	1	0	0	1
	1	\overline{O}	0	0		0)	1	
	-	0	1	0		0	l	0	
	1	1	0	0	1	0	0	Ì	
	1		}	}	0	0	0	0	0

ABC	AOB	ABBEC
000	0	0
001	0	}
010	1	
011	1	0
100	, ,	1
101	. 1	0
110	0	<i>O</i> ·
	0)

$$\frac{1-3}{(a)}$$
 A+AB = A(1+B) = A

(b)
$$AB + AB' = A(B + B') = A$$

(C) A'BC + AC =
$$C(A'B+A) = C(A'+A)(B+A) = (A+B)C$$

$$(4) A'B + ABC' + ABC = A'B + AB(C'+C) = A'B + AB = B(A'+A) = B$$

(a)
$$AB + A(CD+CD') = AB+AC(D+D') = A(B+C)$$

(b)
$$(Bc' + A'D) (AB' + CD') =$$

$$= ABB'C' + A'AB'D + BCC'D' + A'CD'D = 0$$

$$\frac{1-5}{(a)}(A+B)'(A'+B')' = (A'B')(AB) = 0$$

(b) $A+A'B+A'B' = A+A'(B+B') = A+A' = 1$

$$\frac{1-6}{(3)} F = x'y + xy3'$$


$$= (x+y')(x'+y'+3) = x'y'+xy'+y'+x3+y'3$$

$$= y'(1+x'+x+3)+x3 = y'+x3$$


(b)
$$F \cdot F' = (y'y + yy3')(y' + y3) = 0 + 0 + 0 + 0 = 0$$


(c)
$$F + F' = x'y + xy3' + y' + x3(y+y')$$

 $= x'y + xy(3'+3) + y'(1+x3) = x'y + xy + y'$
 $= y(x'+x) + y' = y+y' = 1$




(c)
$$F = xy'3 + xy'3 + xy'3$$
 (d) Same 2s (2)
= $y'3(x+x') + x3(y+y')$
= $y'3 + x3$
y






$$(i) F = xy + 3'$$
 $F' = x'3 + y'3$
 $(3) F = (x + 3')(y + 3')$





$$(1) F = AC' + CD + B'D$$


(2)
$$F = (A+D)(C+D)(A+B+C)$$




F=B'D'+ A3'+AC









$$\frac{1-14}{5} = x'y'3 + x'y3' + xy3' + xy3' + xy3' - x'(y'3'+y3') + x(y'3'+y3) = See Fig 1-2 = x'(y \oplus 3) + x(y \oplus 3)' = (Exclusive - NDR) = x \oplus y \oplus 3$$



×y3	ABC
000	001
001	010
010	011
011	100
100	011
101	100
110	101
	1 1 1






When D=0; $J=0, K=1, Q \rightarrow 0$ When D=1; $J=1, K=0, Q \rightarrow 1$

1-18
See text; Section 1-6 for derivation.


$$1-19$$
 $D_A = x'y + xA$; $D_B = x'B + xA$; $3 = B$



(b)		:	Next			0
	Present State	Inputs	state	outest		
	AB	× y	8 A	3		
	00	00	00	0		
	00	01	1.0	0		
	00	10	00	0		
	00		00	0	<u>.</u>	
*	01	00	01			
	01	01	, 1	j	•	
	01	10	00	1		
	01		0 0		_	
	10	00	00	0		
	10	01	10	0		
	10	10		0		
	10	1	1 1	· 0		•
		20	01	1		
		0		1		
		10	1	1		
			III			

$$\frac{J-20}{J_A=K_A=X}$$

$$J_B=K_B=L'y$$




1-21 count up-down binary counter with enable E


I' WANT OF-GOWN DINARY COUNTER WITH ENABLE E
State Inputs Next Flip-flop inputs
ABEX AB JAKA, JBK3
A 0
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\frac{10}{10} \frac{01}{10} \frac{10}{10} \frac{01}{10} 01$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
1 1 1 00 X 1 X 1 X X X X X X X X X X X X
Ar.
$\begin{array}{c c} X \times X \\ \hline \end{array}$ $K_{A} = (\beta x + \beta x') = (\beta x $
$\times \times \times \times $
$\frac{1}{x} \times \frac{1}{x} \times \frac{1}$

2-1		TTLIC
(a) Inverters - 2 pins each	12/2 = 6 gates	7404
(b) 2-input XOR-3 pins each	12/3 = 4 gates	7486
(c) 3-input OR - 4 pins each	12/4 = 392 tes	
(d) 4-input AND-5 pins each	12/5 agates	7421
(e) 5-input NOR-6 pins each	12/6 = 29xtes	74260
(f) 8-input NAND-9 pins	1 9 a te	
(9) JK flip-flop - 6 pins each	12/6 = 2 FFs	74107


2-2

- (a) 74155 Similar to two decoders as in Fig 2-2.
- (b) 74157 Similar to multiplexers of Fig. 2-5,
- (C) 74194 Similar to register of Fig. 2-9.
- (d) 74163 Similar to counter of Fig. 2-11.





2-5 Remove the inverter from the E input in Fig. 2-2(2).





or if only $D_0 = 1$:


the outputs $A_0 A_1 A_0 = 000$ Needs one more output

to recognize the all

zeros input condition.










When the Parallel load input=1, the clock pulses go through the AND gate and the data inputs are loaded into the register. When the Parallel load input=0, the output of the AND gate remains at O.

2-10
The buffer gate does not perform logic. It is used for signal amplification of the clock input.






serial transfer: One bit at a time by shifting.
Parallel transfer: All bits at the same time.
Input serial data by shifting-output data in parallel.
Input data with parallel load - Output data by shifting.



2-18 After the count reaches N-1=1001 the register loads 0000 from inputs.



2-19

(2) 24 21 - 211 11	Address lines	Data
(a) $2K \times 16 = 2^{11} \times 16$ (b) $64K \times 8 = 2^{16} \times 16$	16	16
(C) 16M×32=224,32	24	32
(d) 46 x/4 = 32 /11	J J	14


 $\frac{2-20}{(2)}$ $2K \times 2 = 4K = 4096$ bytes

(b) 64K × 1 = 64K = 216 bytes

(C) 224, 4 = 226 bytes

(d) $2^{32} \times 8 = 2^{35}$ bytes

$$\frac{2-21}{128\times8} = \frac{2^{12}\times2^{4}}{2^{7}\times2^{3}} = 2^{6} = 64 \text{ chips}$$



2-23
12 data inputs + 2 enable inputs + 8 data outputs + 2 for power = 24 PINS

$$\frac{3-1}{(101110)_2} = 32 + 8 + 4 + 2 = 46$$

$$(110101)_2 = 64 + 32 + 16 + 4 + 1 = 117$$

$$(110110100)_2 = 256 + 128 + 32 + 16 + 4 = 436$$

$$\frac{3-2}{3-2}$$

$$(12121)_3 = 3^4 + 2 \times 3^3 + 3^2 + 2 \times 3 + 1 = 81 + 54 + 9 + 6 + 1 = 151$$

$$(4310)_5 = 4 \times 5^3 + 3 \times 5^2 + 5 = 500 + 75 + 5 = 580$$

$$(50)_7 = 5 \times 7 = 35$$

$$(1231)_{10} = 1024 + 128 + 64 + 15 = 2^{10} + 2^{1} + 2^{$$

```
3-7 (215) = 128+64+16+7 = (11010111)2
   (a) 0000 110 10 111 Binary
   (b) 000 011 010 111 Binary cocled octal
   (c) 0000 11010111 Binary coded hexadecimal
   (d) opio opoi oioi Binary coded decimal
3-8 (295),0 = 256+32+7 = (100100111)2
    (à) 0000 0000 0000 0001 0010 0111
    (b) 0000 0000 0000 0010 1001 0101
    (c) 10110010 00111001 00110101
3-10 JOHN DOE
3-11 87650123; 99019899; 09990048; 999999.
3-12 876100; 909343; 900000; 000000
3-14
   (a) 5250 (b) 1753 (c) 020 (d) 1200 +8679 +1360 +900 +9750 1) <math>3929 9)3113 9)920 1) 0950 100's complement 100's complement 100's
             -6887 -080
3-15
                                  (d)
     (a) (b) (c)
    11010 11010 000100 1010100
  \frac{10000}{01010} \frac{10011}{01010} \frac{010000}{010100} \frac{0101100}{0000000}
 (26-16=10) (26-13=13) -101100 (84-84=0) (4-48=-44)
```

$$\begin{array}{c} 3-16 \\ +42 = 0101010 \\ -42 = 1010110 \\ -42 = 1010110 \\ (+42) 0101010 \\ (+29) 0101010 \\ (+29) 011101 \\ (+29) 011101 \\ (+29) 011101 \\ (+29) 011101 \\ (+29) 011101 \\ (+29) 011101 \\ (+29) 011101 \\ (+29) 011101 \\ (+29) 011101 \\ (+29) 011101 \\ (+29) 011101 \\ (+29) 0111010 \\ (-29) 1100011 \\ (-29) 110000 \\ (-70) 1011010 \\ (-70) 1011010 \\ (-70) 1011010 \\ (-70) 1011010 \\ (-70) 1011010 \\ (-70) 1011010 \\ (-70) 1011011 \\ (-70) 1011011 \\ (-70) 1011010 \\ (-70) 101101 \\ (-$$

3-21 (2)	->
Decimal	Gray code
16	11000
17 18	11011
19 20	11010
21 22	1))))
23	11100
25	0100
26 27	10110
28 29	10010
30	0001
31	10000

	b)
Decimal	Exess-3 Gray
9	0010 1010
11 12	0110 1110
13	0110 1101
15	0110 0100
17	01100111
10 19 20	0110 0010
<i>50</i>	

3-22 8620

- (a) BCD 1000 0110 0010 0000
- (b) X5-3 1011 1001 0101 0011 (c) 2421 1110 1100 0010 0000
- (d) BINDRY 10000110101100 (8192+256+128+32+8+4)

3	 2	3


Decimal	8cD with even parity	BCD with odd parity
0	0 0000	10000
1	10001	0000-1
2	10010	00010
3	00011	10011
4	10100	00100
5	00101	10101
6	00110	10110
7	10111	00111
8	1 1000	01000
9	0 1001	11001


$$\frac{3-24}{3984} = 0011 \quad 1111 \quad 1110 \quad 0100$$

$$1100 \quad 0000 \quad 0001 \quad 1011 = 6015$$

3-26

Same as in Fig. 3-3 but without the complemented circles in the outputs of the gates,





4-3

P; R1←R2

P'Q: R1←R3

4-4

Connect the 4-line common bus to the four inputs of each register.

Provide a "load" control input in each register.


Provide a clock input for each register.

To transfer from register C to register A:

Apply S, So = 10 (to select C for the bus,)

Enable the load input of A

Apply a clock pulse.



(a) 4 selection lines to select one of 16 registers.

(b) 16 x1 multiplexers

(c) 32 multiplexers, one for each bit of the registers.


4-7


(2) Read memory word specified by the address in AR into register R2.


(b) Write content of register R3 into the memory word specified by the address in AR.


(e) Read memory word specified by the address in R5 and transfer content to R5 (destroys previous value)














(a)
$$A = 11011001$$

 $B = 10110100$
 $A \leftarrow A \oplus B 01101101$

(a)
$$A = 11011001$$
 $A = 11011001$ $A = 11011001$ $B = 11111101$ $A = AVB$

(2)
$$AR = 11110010$$

 $BR = 111111111$
 $AR = 11110001$ $BR = 11111111$ $CR = 10111001$ $DR = 11101010$

(b)
$$CR = 10111001$$
 $BR = 1111111$
 $DR = 11101010$ $AND)$ $+1$
 $CR = 10101000$ $BR = 00000000$ $AR = 11110001$ $DR = 11101010$

4-20 R= 10011100

Arithmetic shift right: 11001110 Avillametic shift left: 00111000 overflow because a

negative number changed to positive

4-21

logical shift left: 10111010 Circular shift right: 01011101 logical shift right: pointing Circular shift left; 01011100

 $\frac{4-22}{S=1}$ Shift left A, A, A, A, IL $H = 0.00 \times 0.000$ shift left.

- (2) Cannot complement and increment the same register at the same time.
- (b) Cannot transfer two different values (Rand R3) to the same register (RI) at the same time.
- (e) Cannot transfer a new value into a register (PC) and increment the original value by one at the same time.

$$\frac{5-1}{256K} = 2^8 \times 2^{10} = 2^{18}$$

$$64 = 2^6$$

(a) Address: 18 bits Register code: 6 bits Indirect bit: 1 bit

32-25=7 bits for opende.

(c) Data; 32 bits; 2ddress: 18 bits.

A direct address instruction needs two references to memory: (1) Read instruction; (2) Read operand. An indirect address instruction needs three references to memory: (1) Read instruction; (2) Read effective address; (3) Read operand.

(a) Memory read to bus 2nd load to IR: IREM[AR]

(b) TR to bus and load to PC: PC=TR

(c) Ac to bus, write to memory, and load to DR: DR = AC, M[AR] = AC.

(d) Add DR (or INPR) to AC: ACEAC+DR

5-4		(1) S ₂ S ₁ S ₀	(2) Load (10)	(3) Memory	(4) Adder
(2)	AR - PC	010 (PC)	AR		
(b)	IR < M[AR]	111 (M)	IR	Read	
(c)	M[AR] -TR	110 (TR)	<u></u>	Write	
(d)	DR LAC AC LDR	100 (AC)	DR and AC		Transfer DR to AC

(2) IRE-MERCJ PC cannot provide address to memory.

Address must be transferred to AR first

ARE PC

IREMEARS

(b) AC = AC + TR Add operation must be done with DR. Transfer TR to DR first.

DR = TR
AC = AC + DR

(C) DR: DR: Me Rosalt of addition is transferred to AC (not DR). To save value of AC its content must be stored to imporary in DR (or TR).

ACEDR, DREAC (See answer to Problem 5-46)) ACEAC+DR ACEDR, DREAC

5-6

(2) $\frac{0001}{ADD}$ $\frac{0000}{(0.24)16}$ $\frac{0001}{ADD}$ $\frac{0000}{(0.24)16}$ ADD content of M[024] to AC ADD 024

(b) 1011 0001 0010 0100 = $(B124)_{16}$ Store AC in M[M[124]] STA I 124

(c) 0111 0000 0010 0000 = (7020).16

Register Increment Ac INC

<u>5-7</u>

CLE Clear E CME Complement E

To T	<u>5-</u>	8 bek_[,		3	To
T ₂ T ₃ C ₇ C ₇ T ₃ C ₇ T ₃ Sc goes to O causing T ₀ = 1 E AC PC AR IR Initial I A937 021 — — CLA I 0000 022 800 7800 CLE O A937 022 400 7400 CMA I 56C8 022 200 7200 CME D A937 022 100 7/00 CIR I D498 022 080 7080 CIL I 526F 022 040 7040 INC I A938 022 020 7020 SNA I A937 022 010 7010 SNA I A937 022 004 7004 SZE I A937 022 000 700		To						
C7 C773 C773 C773 C773 Sc goes to O causing To = 1 E AC PC AR IR Initia! I A937 021 CLA I 0000 022 800 7800 CLE O A937 022 400 7400 CMA I 56C8 022 200 7200 CME 0 A937 022 100 7(00 CIR I D498 022 080 7080 CIL I 526F 022 040 7040 INC I A938 022 000 7000 SNA I A937 022 004 7004 SZE I A937 022 004 7004 SZE I A937 022 004 7004		71						3
C7 C7T3 C7T3 C7T3 Sc goes to O c 20sing To = 1 E AC PC AR IR Initia! I A937 021 — CLA I 0000 022 800 7800 CLE O A937 022 400 7400 CMA I 56C8 022 200 7200 CME O A937 D22 100 7100 CIR I D498 022 080 7080 CIL I 526F 022 040 7040 INC I A938 022 C20 7020 SNA I A937 022 010 7010 SNA I A937 022 004 7604 SZE I A937 022 004 7604 SZE I A937 022 000 7000		T ₂						
C7T3 Sc goes to O c 2 using To = 1		<u>73</u>						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		C7						
E AC PC AR IR Initia! A937 021 CLA 0000 022 800 7800 CLE O A937 022 400 7400 CMA 56C8 022 200 7200 CME 0 A937 022 100 7100 CIR D498 022 080 7080 CIL 526F 022 040 7040 INC A938 022 000 7000 SNA A937 022 010 7010 SNA A937 022 004 704 SZE A937 022 004 704 SZE A937 022 007 700		C_7T_3				C ₇ T ₃	•	
Initia! A937 021 CLA 0000 022 800 7800 CLE 0 A937 022 400 7400 CMA 5608 022 200 7200 CME 0 A937 022 100 7600 CIR D498 022 080 7080 CIL 526F 022 040 7040 INC A938 022 020 7000 SMA A937 022 010 7010 SNA A937 022 004 7004 SZE A937 022 004 7004 SZE A937 022 002 7000	5-9			•		Ca	tsc go	es to 0
INITIA! A937 021 CLA 0000 022 800 7800 CLE O A937 022 400 7400 CMA 5608 022 200 7200 CME 0 A937 022 100 7100 CIR D498 022 080 7080 CIL 526F 022 040 7040 INC 1 A938 022 020 7020 SNA A937 022 000 7008 SZA A937 022 004 7004 SZE A937 022 002 7000 SZE A937 022 002 7000			E	Ac	PC	AR	.IR	
CLE 0 A937 022 400 7400 CMA 1 56C8 022 200 7200 CME 0 A937 022 100 7/00 CIR 1 D498 022 080 7080 CIL 1 526F 022 040 7040 INC 1 A938 022 020 7020 SOA 1 A937 022 010 7010 SNA 1 A937 022 004 7004 SZE 1 A937 022 000 700		-	1			_		
CMA 1 56 C8 022 200 7200 CME 0 A937 D22 100 7/00 CIR 1 D498 022 080 7080 CIL 1 526F 022 040 7040 INC 1 A938 022 020 7020 SPA 1 A937 022 010 7008 SZA 1 A937 022 004 7004 SZE 1 A937 022 000 700			<u> </u>				7800	
CME 0 A937 DD 100 7/00 CIR 1 D498 DD 080 7080 CIL 1 526F DD 040 7040 INC 1 A938 DD 000 7000 SIA 1 A937 DD 010 7010 SNA 1 A937 DD 008 7008 SZA 1 A937 DD 000 700								
CIR I D498 022 080 7080 CIL I 526F 022 040 7040 INC I A938 022 020 7020 SPA I A937 022 010 7010 SNA I A937 022 004 704 SZE I A937 022 002 7002								
CIL 526F 022 040 7040 INC A938 022 020 7020 SPA A937 022 010 7010 SNA A937 023 008 7008 SZA A937 022 004 704 SZE A937 022 002 7002			<u>U</u>				7/00	
INC A938 022 020 7020 502 A937 022 010 7010 SNA A937 023 008 7008 SZA A937 022 004 7004 SZE A937 022 002 7002			<u>'</u>			-		
5.74 A937 022 010 7010 SNA A937 023 008 7008 SZA A937 022 004 7004 SZE A937 022 000 7000			<u>-</u>					
SNA 1 A937 023 008 7008 SZA 1 A937 022 004 7004 SZE 1 A937 022 002 7002			<u>'</u>					,
SZA 1 A937 022 004 7004 SZE 1 A937 022 002 7002			<u>.</u>					
SZE 1 A937 022 002 7002			<u> </u>					
								
			j					

5-10	****	PC	AR	DR	AC	IR
	Initial	021			A937	
_	AND	りょユ	083	B8F2	A832	0083
	ADD	022	083	B8F2	6229	1083
	LDA	022	083	B8F2	88F2	2083
	STA	022	083	-	A937	3083
	BUN	083	083		A937	4083
	BSA	084	084		A-937	5083
	ISZ	022	083	BSF3	A937	6083

5-11

-	P.C	AR	DR	IR	5C_
Inilial	7FF				ت
To	7FF	7FF			/
T,	800	7FF		EA9F	2
Tz	800	A9F		EA9F	3
T3	800	C35		EA9F	4
T4.	800	C 3.5	FFFF	EAAF	5
To	800	C35	0000	EA9F	6
T6	801	C35	0000	EAGE	0

5-12

(a)
$$9 = (1001)_2$$
 $I = 1 \text{ ADD} \text{ ADD I } 32E$

Memory

3AF 93AE

3AE 09 AC

9AC 8B9F

(P)

AC=7EC3 (ADD) DR = 8B9F OA62

AC= 7EC3

(E=1)


(C)
$$PC = 3AF+1 = 3BO$$


 $AR = 9AC$
 $DR = 889F$
 $AC = 0A62$

5-13		
XOR	Do T4: Do T5:	DR←M[AR] AC←AC@DR, SC←-O
ADM	D, T4: D, T5: D, T6:	DR = M[AR] DR = AC, AC = AC + DR M[AR] = AC, AC = DR, SC = O
SUB	D ₂ T ₄ : D ₂ T ₅ : D ₂ T ₆ : D ₃ T ₇ : D ₃ T ₈ :	DR = M[AR] DR = AC, AC = DR AC = AC AC = AC+1 AC = AC+DR, SC = D
XCH	D ₃ T ₄ : D ₃ T ₅ :	DREMEAR] MEAR]EAC, ACEDR, SCEO
SEQ	D4 T4: D4 T5: D4 T6:	DR \leftarrow M[AR] TR \leftarrow AC, AC \leftarrow AC \oplus DR If (AC = 0) then (PC \leftarrow PC+1), AC \leftarrow TR, SC \leftarrow D
BPA	D ₅ T ₄ :	If $(AC=0 \land AC(15)=0)$ then $(PC \leftarrow AR)$, $SC \leftarrow 0$


Converts the ISZ instruction from a memory-reference instruction to a register-reference instruction.

The new instruction ICSZ can be executed at time T3 instead of time T6, a saving of 3 clock cycles.






(a) To TO a NATOOT Day Do
(c) To: IR = M[PC] PC = PC+1
T: AR (e-7) < M[PC], PC < PC+
T: AR(8-15) = M[PC], PC=PC+
T3: DR & M[AR]



- 1. Read 40-bit double instruction from memory to IR and then increment PC.
- 2. Decode opeode 1.
- 3. Execute instruction I using address 1.
- 4. Decode opende 2.
- 5 Frecute instruction 2 using address 2,
- 6. Go back to stop 1.

- (a) BUN 2300
- (b) ION
 BUN O I (Branch indirect with address 0)



 $\frac{5-20}{J_F} = \chi T_3 + 3 T_2 + w T_5 G$ $K_F = \gamma T_1 + 3 T_2 + w T_5 G'$ T_3 T_4 Clock C

5-21 From Table 5-6: (ZDR=1 if DR=0; ZAE=1 if AC=0)

INR(PC) = R'T, + RT2+D6T6 ZDR + P.Bq(FGI) + PB8(FGO)

+ YB4 (AC15)'+YB3 (AC15)+YB2ZAC+YB, E'


LD(PC) = D4T4 + D5T5

CLR(PC) = RT1

The logic diagram is similar to the one in Fig. 5-16,

5-22 Write = D3T4 + D5T4+D6T6+RT, (M[AR] ←xx)

5-23 (To+T,+T2)(IEN)(FGI+FGO); R←1 RT2: R←0



5-24
The Places PC outs the bus, From Table 5-6;

R'TO : AREDC

RTO: TREPC


D5T4: M[AF] - PC

 $\chi_2 = R'T_0 + RT_0 + D_5T_4 = (R+R)T_0 + D_5T_4 = T_0 + D_5T_4$



5-25 From Table 5-6:


 $CLR(SC) = RT_3 + D_7T_3(I+I) + (D_0+D_1+D_5+D_5) T_5 + (D_3+D_4)T_4 + D_6T_6$



6-4 A line of code such as: LDA I is interpreted by the assembler (Fig. 6-2) as a two symbol field with I as the symbolic address. A line of code such as: LDA I I is interpreted as a three symbol field. The first I is an address symbol and the second I as the Indirect bit. Answer: Yes, it can be used for this assembler.

6-5

The assembler will not detect an ORG or END if the line has a label; according to the flow chart of Fig. 6-1. Such a label has no meaning and constitutes an error. To detect the error, modify the flow chart of Fig. 6-1:



6-6 (a) memory characters Hex binary

word


1 DE 4445 0100 0100 0100 0101

2 C space 43 20 0100 0011 0010 0000

3 - 3 2D 33 0010 1101 c011 0011

4 5 CR 35 0D 0011 0101 0000 1101

(b) $(35)_{10} = (0000\ 0000\ 0010\ 0011)_2$ -35 \rightarrow 1111 1111 1101 1101 = (FFDD)₁₆



```
6-10 (a) MRI table -
                                 (b) non-MRI table-
  memory symbol HEX
Word

AND. 2

AND. 2

Value

OOOO
                               CLE 5 E SPACE 45 20

CLE 6 Value 74 00
               AD 4144
              D space 44 20
                                                    74 00
               value 1000
                                               etc.
                   etc.
 6-11
          LDA
                B
         CMA
          INC
          ADD A
                    /Form A-B
                     1 skip if Ac positive
          SPA / Skip if AC POSITIVE BUN NIO / (A-B) < 0, go to NIO
          SZA / Skip if Ac=0
          BUN N30 / (A-B) >0, go to N30
BUN N20 / (A-B) =0, go to N20
6-12(a) The program counts the number of 1's in the number
      stored in location WRD. Since WRD = (6201)16=
               (0110 0010 1100 0001)2
       number of 1's is 6; so CTR will have (0006),6
 (b)
                    ORG 100
        7400
 100
                    CLE
        7800
                    CLA
 101
                    STA CTR / Initialize counter to zero
        3110
  102
                    LDA WRD
        2111
  103
       7004
                    SZA
  104
                   BUN ROT
       4107
  105
                    BUN STP / Word is zero; stop with CTR=0
        410F
  106
                               1 Bring bit to E
              ROT, CIL
        7040
 107
                    SZE
        7002
 108
                    BUN AGN 1 bit = 1, go to count it
 109
        4108
                    BUN ROT / bit = 0, repeat
 10A
       4107
               AGN, CLE
 10B
       7400
                   ISZ CTR / Increment counter
 10C
       6110
```

```
6-12 (b) Continued
                        SZA /check if remaining bits = 0
             7004
     10D
                        BUN ROT / No; rotate again
           4107
    10 E
                    STP, HLT / Yes; stop
          7001
    10 F
                    CTR, HEX O
            0000
    110
                    WRD, HEX 62C1
            62C1
     111
                       500 to 5FF → (256), locations
     (100)16 = (256)10
        ORG
              100
              ADS
        LDA
                       1 Tuitialine pointer
        5TA
              OTR
              NBR
                        / Initialize counter to -256
        LDA
              CTR
        STA
        CLA
              PTR I / store zero
  LOP
       STA
              PTR
        ISZ
              CTR
        ISZ
              LOP
        BUN
        HLT
  ADS,
              500
        HEX
  PTR,
               0
        HEX
              -256
  NBR,
         DEC
                0
  CTR,
         HEX
         END
                        1 Load multiplier
               A
         LDA
                       / Is it zero ?
         SZA
               NZR
         BUN
                       1 A=0, product =0 in AC
         HLT
   NZR,
         CMA
         INC
                       1 Store - A in counter
               CTR
         STA
                      1 Start with AC=0
         CLA
                      1 Add multiplicand
   LOP,
                B
         ADD
         ISZ
               CTR
                      / Repeat Loop A times
               LOP
         BUN
       · HLT
                     / multiplier
     A,
         DEC
                  / multiplicand
     Β,
         DEC
                     1 counter
   CTR,
          HEX
```

G-15 The first time the program is executed, location CTR will go to O. If the program is executed again starting from location (100)₁₆, location CTR will be incremented and will not reach O until it is incremented 2¹⁶=65,536 times, at which time it will reach O again.

We need to initialize CTR and P as follows:

LDA NBR STA CTR CLA STA P Frogram

NBR, DEC -8 CTR, HEX O P, HEX O

6-16 Multiplicand is initially in location XL. Will be shifted left into XH (which has zero initially). The partial Product will contain two locations PL and PH (initially zero). Multiplier is in location Y. CTR=-16

LOP, CLE
LDA Y
CIR
STA Y
SZE
BUN ONE
BUN ZRO
ONE, LDA XL
ADD PL

STA

CLA

CIL

ADD

ADD

STA

PL

XH

PH

PH

same as beginning of Program in Table 6-14

Double-precision add

P = X+P


Same as program in Table 6-15.

Continued next Page

6-16 continued


6-17

If multiplier is negative, take the 2's complement of multiplier and multiplicand and then proceed as in Table 6-14 (with CTR=-7).



<u>6-18</u> C	E ← A-B	To form a double-precision
	CLE LDA BL	2's complement of subtrahend BH+BL,
	CMA	a 1's complement is
	INC ADD AL	formed and 1 added once.
save [STA CL CLA	Thus, BL is complemented and incremented while
carry	CIL	
Ļ	LDA BH	BH is only complemented.
. ,	ADD AH	Localion TMP saves the
add carry ->	ADD TMP STA CH	carry from E while BH is complemented.
	HLT	13 comp er er er
TMP,		······>* 64.547
$\frac{6-19}{3}$ 3=7	$\langle \oplus y = xy' + x'y = [($	(x g) • (x g)]
	DA Y MA	AND TMP CMA
A	ND X	STA Z
5	MA TA TMP	X, —
L C	DA X MA	Y, —
A	HD Y	Z, ————————————————————————————————————
6-20	- 111	
	DA X LE , ,	
C	IL / zero to low	order bit; sign bit in E
В	ZE UN ONE	=0 $=0$ $=0$ $AC(1)$
. 5 8	SUN OVE	Ac(1) =1
ONE	SUN EXT	=D OVF
E XT.,	BUN OVF HLT	0,K,

6-21	Calling program	subrouting
<u>6-22</u>	BSA SUB HEX 1234 /Subtrahend HEX 4321 / minuend HEX O / difference	SUB, HEX O LDA SUR I CMA INC ISZ SUB ADD SUB I ISZ SUB STA SUB I ISZ SUB BUN SUB I
BS/ HE DE SUL	x 100 /starling address	CMA INC STA CTR LOP, LDA PTR I CMA STA PTR I ISZ PTR
	LDA CMPI STA PTR ISZ CMP LDA CMPI	ISZ CTR BUN LOP ISZ CMP BUN CMP I PTR, — AC
6-24	CR4, HEX O CIR CIR CIR CIR CIR CIR CIR CUR CUR	E AC HEX 1 0000 0111 1001 1100 0790 1 1001 0000 0111 1001 9079
LDA STA LDA STA LOP, 8SA STA IS	PTR A NBR A CTR A IN2 / subroutine Table 6-20 A PTR I Z PTR	BUN LOP HLT ADS, HEX 400 PTR, HEX 0 NBR, DEC -512 CTR, HEX 0



Ğ	, , -	 2
		L

<u>'</u> _					
Location	Hex code				
200	3213	SRV,	STA	SAC	
201	7080		CIR		
202	3214		STA	SE	
203	F200		SKI		
204	4209		BUN	NXT	
205	F800		INP		
206	FHOO		OUT		
207	8215		STA	PTI	I
208	6215		ISZ	PTI	
204	FIDO	NXT,	SKO		
20A	4 20 E		BUN	EXT	
208	A216		LDA	PT2	I
20C	F400		OUT		
20D	6216		ISZ	PT2	
20E	2214	EXT,	LDA	SE	
20F	7040		CIL		
えり	2213		LDA	SAC	
211	F080 C000		ION	₩ • •	
213	0000	SAC,	BUN	ZRO	I.
214	0000				
215	0000	SE, PTI,			
216	-0000	PT2.			

STA CIR STA SAC SE /cheek MOD MOD LDA CMA SZA NXT / MOD = all 1/s BUN SKI BUN INP OUT PTI I STA PTI ISZ EXT / MOD = 0 BUN

NXT, LDA MOD
SZA

BUN EXT

Servicer SKO

OUTPUT BUN EXT

LDA PTZ I

OUT
ISZ PTZ

EXT, continue as
In Table 6-23

CHAPTER 7

A microprocessor is a small size CPU (computer on a chip) Microprogram is a program for a sequence of micropperations. The control unit of a microprocessor ean be hardwired or microprogrammed, depending on the specific design. A microprogrammed computer does not have to be a microprocessor.


7-2 Hardwired control, by 4k finition, does not contain a Control memory.


Micropperation - an elementary digital computer operation.

Microinstruction - an instruction stored in control memory.

Microprogram - a sequence of microinstructions,

Microcode - same an microprogram.





Either multiplexers, three-state gates, or gate logic (equivalent to a mux) are needed to transfer in formation from many sources to a common destination.

7-12

(a) READ DR = M[AR] F2 = 100 000 100 101

DRTAC AC = DR F3 = 101

(b) ACTDR DREAC F2=101 000 100 101 DRTAC ACC-DR F1=100

(C) ARTPC PC = AR F3=110

DRTAC AC = DR F1=100 | Impossible.

WRITE M[AR] = DK F1=111 | Both use F1

If I=0, the operand is read in the first microinstruction and added to AC in the second.

If I=1, the effective address is read into DR and control goes to INDR2. The Subroutine must read the operand into DR.

INDRZ: DRTAR U JMP NEXT READ U RET -

7-14

(2) Branch if S=0 and Z=0 (positive and non-zero AC) - See last instruction in Problem 7-16.


(b) 40: 000 000 000 10 00 1000000 -41: 000 000 000 11 00 1000000 42: 000 000 000 01 01 1000011 43: 000 000 110 00 00 1000000


7-15				
(a) 60;	CLRAC, CO	M () JN	1P INDRCT
61:	WRITE RE		CA	LL F'ETCH
62:	ADD, SU	B :	S RE	ET 63 (VEXT)
63:	DRTAG, INC	LDR.	Z MA	FP 60
61: Can The no 62: Can The	me time, s not return not read a return from not add av	with on to and wres a result of the ex	a JMP to 61. rite at th as a JM. TCH. tract at recuted in	plement Ac at the plement Ac at the same time. P since there is the same time, adependent of S, etive of Z or 60.
7-16	ORG 16	•		
AND:	NOP	T	CALL	INDRCT
	READ	V	JMP	NEXT
ANDOP:	AND	Ü	JMP	FETCH
5UB;	ORG 20 NOP READ SUB	IUU	CALL- JMP JMP	NDRCT NEXT FETCH
	ORG 24			


ADM: NOP I CALL INDRCT
READ U JMP NEXT
DRTAC, ACTOR U JMP NEXT
ADD U JMP EXCHANGE+2
(Table 7-2)

7-16 (CONTINUED)


BTCL;	DRG 28 NOP READ DRTAC, ACTOR COM	エレリリ	CALL JMP JMP JMP	INDRCT NEXT NEXT ANDOP
BZ;	ORG 32 NOP NOP	て U	JMP JMP	ZERO FETCH
ZERO:	NOP ARTPC	TU	CALL	INDRCT
SEQ: BEQ1: EQUAL:	DRG, 36 NOP READ DRTAC, ACTOR XOR (& SUB) ORG, 69 DRTAC, ACTOR NOP INC PC	エロロリ マレロ	CALL JMP JMP JMP JMP JMP	/NDRCT NEXT NEXT BEQ1 EQUAL FETCH FETCH
BPNZ:	ORG 40 NOP NOP NOP ARTPC	SZTU	JMP JMP CALL JMP	FETCH FETCH INDRCT FETCH







7-23 (2) See Fig. 4-8 (chapter 4) $S_0 = I_2 I_0 + I_1' I_0 + I_1 I_0' T + I_2' I_1' T'$ $L = I_2 I_1 I_0' T$



7-24

P is used to determine
the polarity of the MUX2

Selected status bit,

P

Input

logic

when P=0, T=G because GDD=G When P=1, T=G' because GDI=G' Wher G is the value of the setected bit in MUX2

CHAPTER 8

8-1

(a) 32 multiplexers, each of size 16x1.

(b) 4 inputs each, to select one of 16 registers.

(c) 4-to-16-line decoder

(d) 32+32+1=65 data input lines 32+1=33 data output lines.

(E) 4 4 6 = 18 Sits

8-230+80+10=120 NSec.

(The decoder signals propagate at the same as the muxs.)

8-3	SELA	SELR	SELI	OPR	Control word
(a) RI←R2+R3				ADD	010 011 001 00010
(b) R4 = R4	R4	-	RY	COMA	100 xxx 100 01110
(c) $R5 \leftarrow R5-1$	R5		R5	DECA	101 xxx 101 00110
(d) R6 = shl R1	RI	-	R6	SHLA	001 XXX 110 11000
(e) R7 = Input	Input		R7	TSFA	000 xxx 111 00000

8-4 Control word SEIA SEIB SEID OPR Microoperation

(a) 001 010 011 00101 R1 R2 R3 SUB R3-R1-R2

(b) 000 000 000 00000 Input Input None TSFA Output-Input


(c) 010 010 010 01000 R2 R2 R2 XOR R2-R2-R2-R2

(d) 000 001 000 00010 Input R1 None ADD Output-Input-R1

(e) 111 100 011 10000 R7 R4 R3 SHRA R3-ShrR7

8-5

- (a) Stack full with 64 items.
- (b) Stack empty.



$$\frac{8-8}{(a)} \frac{A}{B-(D+E)*C} \qquad (b) A+B-\frac{C}{D*E}$$

$$\frac{8-9}{(3+4)[10(2+6)+8]} = 616$$
RPN: 34+26+10*8+*

				.6		10		8		
	4		.5	2	8	8	80	-80	88	
3	3	7	7	7	7	7	7	7	7	616
3	4	+	2	6	+	10	×	8	+	*

8-10

WRITE (if not full):

M[WC] & DR

WC & WC+1


ASC & ASC +1

READ: (if not empty)

DR & M[RC)

RC & RC+1

ASC & ASC-1




8-11 8 12 12 = 32 bits

Opcode Addison 1 Addison 2 Two address 12 = 32 bits instructions 28 = 256 combinations. 256-250 = 6 combinations can be used for one address op coole Address one address instructions Maximum number of one address instruction: -6x2 = 24,576 8-12 (d) RPN: XAB-C+DE*F-*GHK*+/=

 $\frac{8-13}{256} = 2^{8} \times 2^{10} = 2^{18}$ address = 18 bits 8-14

Z=Effective address

- (2) Direct: Z=Y
- (b) Indirect: Z=M[Y]
- (c) Relative: Z=Y+W+Z
- (d) Indexed; Z=Y+X



- 8-15 (a) Relative address = 500-751=-251
 - (b) 251 = 000011111011; -251=111100000101
 - (c) PC=751=001011101111; 500=000111110100 PC = 751 = 001011101111 RA = -251 = +111100000101 EA = 500 = 000111110100

8-16 Assuming one word per instruction or operand. Computational type

Fetch instruction

Branch type

Fetch instruction Fetch effective address Fetch effective address and transfer to PC Fetch operand 2 memory references. 3 memory references 8-17 The address part of the indexed made instruction must be set to zero. Effective address

(2) Direct: 400

(3) Direct: 400

(4) Direct: 400

(5) Immediate: 301 |R| = 200| |R| = 200|(c) Relative: 302+400 = 702 (d) Reg. Indirect: 200 (e) Indexed: 200+400 = 600 1=C 0=C 1=C 0 = Reset initial carry 8-19 6E C3 56 7A 13 55 6B 8F 82 18 62 09 Add with earry 8-20 10011100 AND 10011100 10011100 10101010 10 10101010 XOR 10001000 1/11/11/0 00/10/10 8-21

(a) AND with: 0000000011111111

(b) OR with: 00000000111111111

(c) XOR with: 00001111111110000

8-26

C=1 if A<B, therefore c=0 if $A \ge B$ Z=1 if A=B, therefore Z=1 if $A \ne B$ For A > B we must have $A \ge B$ provided $A \ne B$ or C=0 and Z=0 (C'Z')=1


For $A \le B$ we must have $A \le B$ or A=Bor C=1 or Z=1 (C+Z)=1

8-27

AZB implies that A-BZO (Positive of zero)
sign 3-0 if we overflow (positive)
or S=1 if overflow (sign reversal)
Boolean expression: s'v'+sv=1 or (s\Puv) = 0

A<B is the complement of A>B (A-B negative) then s=1 if V=0 $(s \oplus V)=1$ or s=0 if V=1

A>B Implies A>B but not A=B $(S \oplus V) = 0$ and Z=D $A \le B$ Implies $A \le B$ or A=B $S \oplus V = 1$ or Z=1



57

1122

3560 5320

After RETURN

Branch instruction - Branch without being able to return. Subroutine call - Branch to subroutine and then return to calling program.

Program interrupt - Hardware initiated branch with Possibility to return,

SPESP+1

PSW - MISPT

SP4 SP+1

8-34 See See, 8-7 under "Types of Interrupts". 8-35

(2) SP = SP-1 (b) PC ← M[SP] M[SP] = PSW SP = 5P-1 M[SP] = PC TR = IAD (TR is a temporary PSW-M[TR] register) TR < TR+1 PC = M[TR] "Go to fetch phase,

8-37

Window Size = L + 2C + G Computer 1: 10 + 12 + 10 = 32 Computer 2: 8 + 16 + 8 = 32Computer 3: 16 +32+16 = 64

Register file = (L+c) W + G Computer 1: (10+6) 8 + 10 = 16 + 8 + 10 = 138 Computer 2: (8+8) 4 + 8 = 16 × 4 + 8 = 72 Computers: (16+16)16+16=32×16+16=528

(C) SUB RO, R22, R22 R22← O-R22

(d) ADD RO, RO, R22 R22← O+O

(f) OR RI, RI, RI RIERIVRI

or ADD RI, RO, RI RI - RI + O

(a) SUB R22, #1, R22 R22-1 (Subtract 1)

(b) XOR R22, #-1, R22 R22€ R22€ all 1's (X+1)=x')

(e) SRA R22, #2, R22 Arithmetic shift right twice


or SLL RI, #0, RI shift left o times

8-39

(2) JMP Z, #3200, (RO) PC ← 0+3200

(b) JMPR Z, -200 PC← 3400+(-200)





Segment	1	2	3	14	5	16	7	8	9	10	11	12	13!	
1				T4										
2		1	T2		Ty				TR					
3			T_1	T_{λ}		1			7.	T_{x}				
4				T_{i}				T ₅		1			:	
5				,	T,	i			_	- 1	T7	Tg	į	
6							T ₂	Ta	Ty	To	T-6	T7	Tg	
	ı			ļ	i	•			, ,			- 1	1	
(k-n	ا – ا	1) t	. ρ =	= 6	5 7.	8-	-] :	= /	3	cyc	1/25			

 $\frac{9-3}{k=6} = 6 \text{ segment} (k+n-1) = 6+200-1 = 205 \text{ cycles}$ n = 200 tasks (k+n-1) = 6+200-1 = 205 cycles

$$\frac{9-4}{t_n = 50 \text{ ns}} \qquad S = \frac{n t_n}{(k+n-1)t_n} = \frac{100 \times 50}{(6-99) \times 10} = 4.76$$

$$t_p = 10 \text{ ns}$$

$$t_p = 100$$

$$S_{\text{wax}} = \frac{t_n}{t_p} = \frac{50}{10} = 5$$

(a)
$$t_9 = 45 + 5 = 50 \text{ ns}$$
 $k = 3$

(c)
$$S = \frac{n t n}{(k+n-1) t p} = \frac{10 \times 100}{(3+9)50} = 1.67$$
 for $n = 100$

$$= \frac{100 \times 100}{(3+99)50} = 1.96$$
 for $n = 100$
(d) $S_{\text{max}} = \frac{t n}{t p} = \frac{100}{50} = 2$

- (2) See discussion in Sec. 10-3 on array multipliers. There are 8x8=64 AND gates in each segment and an 8-bit binary adder (in each segment).
- (b) There are 7 segments in the pipeline

(c) Average time =
$$\frac{k+N-1}{n}t_p = \frac{(n+6)30}{n}$$

For n = 10 tav = 48 ns

For M=100 tav=31.8 ms

For n→∞ tAV=30 ns

To increase the speed of multiplication, a carrysave (Wallace tree) adder is used to reduce the propagation time of the carries.

9-7

(a) Clock cycle = 95+5=100 ns (time for segment 3) for n=100, k=4, $t_p=100 \text{ ns}$.

Time to add 100 numbers = $(k+n-1)t_p = (4+99)100$ = 10,300ns = 10,3 µs

(b) Divide segment 3 into two segments of 50+5=552nd 45+5=50 ns, This makes $t_p=55$ ns; k=5 $(k+n-1)t_p=(5+99)55=5,720$ ns=5,72Ms 9-8 Connect output of adder to input Exabin a feedback path and use input Ax22 for the data X, through X100. Then use a scheme similar to the one described in conjunction with the adder pipeline in Fig. 9-12.

One possibility is to use the six operations listed in the beginning of Sec. 9-4.

See Sec. 9-4: (1) prefetch target instruction;

(b) use a branch target buffer; (c) use a loop buffer; (d) use branch prediction.

(Delayed branch is a software procedure)

9-11

1. Load RIE M[312]

2. Add RZERZHM[313]

3. Increment R3

4. Store M[314] = R3

FI DA

Segment Ex: transfer memory word to.RI.

Segwent Fo : Read M[313].


segment DA: Decode (increment) instruction.

Segment FI: Fetch (the storp) instruction from memory.

9-12					•
	Load: RI - Memory	1		3	
	Increment: RI= RI+1	Ι	A I	1 A (
9-13	It's too early to increw	reut	'it in	A	

Insert a No-op instruction between the two instructions in the example of Problem 9-12 (2 bove).

Divide the 400 operations into each of the four processors, Processing time is: 400 ×40 = 4,000 nsec. Using a single pipeline, processing line is = 400×10=4000 nsec



 $2^{6}-1=63$, Oveflow if sum greater than |63|(a) (+45)+(+31)=76 (D) (3) (7) \leftarrow Path. AVF=1
(b) (-31)+(-45)=-76 (D) (3) (7) AVF=1
(c) (+45)-(+31)=14. (2) (6) (9) (10) AVF=0
(d) (+45)-(+45)=0 (2) (6) (9) (11) AVF=0
(e) (-31)-(+45)=-76 (2) (5) (7). AVF=1

(a)
$$+35$$
 0 100011 (b) -35 1 011101
 $+40$ 0 101000 -40 1 011000
 $+75$ 1 001011 -70 0 1010101
 $F=0$ == | Carries \rightarrow F=1 $E=0$
 $F \oplus E = 1$: overflow $F \oplus E = 1$; overflow

10	<u>)-4</u> (a)	(b)	(C)
Case	operation in sign-magnitude	operation in sign-a's complement	required result in sign-2's complement
1.	(+X) + (+Y)	(O+X)+(O+Y)	0+(x+Y)
2.	(+x) + (-Y)	$(0+X)+2^{k}+(2^{k}Y)$	$0+(x-y)$ if $x \ge y$ $2^{k}+2^{k}-(y-x)$ if $x< y$
3.	(-X) + (+Y)	$2^{k}+(2^{k}-X)+(0+Y)$	O+(Y-X) if $Y>X$
4.	(-x)+(-Y)	(2 ^k +2 ^k -x)+(2 ^k +2 ^k -y)	$2^{k}+2^{k}-(x-y)$ if $y< x$ $2^{k}+2^{k}-(x+y)$
	71 :	ears to show that to	he operations in


It is necessary to show that the operations in column (b) produce the results listed in column (c).

case 1, column (b) = colum(c)

FEE=1; overflow

case 2. If X = Y then (X-Y) = 0 and consists of k bits. operation in column (6) gives: 22k+(X-Y), Discard carry 22 = 2n to get 0+(x-Y) as in column (c) If X<Y then (y-x)>0. Operation gives 2 k + 2 k - (Y-X) as in colum (c).

case 3. is the same as case 2 with X and Y reversed case 4. Operation in column (b) gives: 22k+2k+2k-(x-Y) Discard carry 22k 2n to obtain result of (c): $2^{k} + (2^{k} - x - Y)$



Boolean function for circuit: V=TsBsAs+TsBsAs Transfer Augend sign into Ts.
Then add: AC = AC + BR
As will have sign of sum.

Truth Table for combin. circuit

-	Ts	Bs	As	V	
	00001111	00110011	0-0-0-0	0-0000-0	change of sign quantities subtracted change of sign

10-6 (a)

$$-9 | 0110$$


 $-6 | 1001$
 $-15 | 0 | 1111$
 $F=1 = 0 \leftarrow Carries$

Add end around carry F as needed in signed-1's complement addition:

$$\frac{01111}{10000} = -15$$

EDF=1 but there should be no overflow since result is -15-

(b) The procedure $V \leftarrow E \oplus F$ is valid for is complement numbers provided we check the result 0 1111...11 when V=1. Algorithm—Add As A



10-7 Add algorithm flowchart is shown above (Prol. 10-66)

10-8 Maximum value of numbers is MI. It is necessary to show that maximumum product is less than or equal to rain 1. Maximum product is: $(r^{n})(r^{n}) = r^{2n} 2r^{n} + 1 \leq r^{2n}$ which gives: 2 < 2 rn or 1 < rn This is always true since r=2 and n=1 10-9 Multiplicand B = 11111 = (31) 31×21=65/ Multiplier in $Q = \frac{E}{0.0000} \frac{A}{10101} \frac{SC}{101} = Q=(21)_{10}$ Qn=1, add 0 0 11111 shr EAQ --- 01111 11010 Qn=0, shr EAQ -- 00111 11101 Qn=1, add B -- 100110 100 011 shr EAQ - - - - 01001101110 010 QN=0, shr EAQ --- 0100110111 001 $Q_{n=1}$, add $B - \frac{11111}{01000}$ Shr $EAQ - \frac{1010001011}{000}$ (651)in $\frac{10-10(a)}{10-10} = \frac{100011}{10-11} = \frac{1001}{1001}$ $\frac{163}{11} = 14 + \frac{9}{11}$ B= 1011 B+1=0101 DVF=0 Dividend in AQ _____ E H shl EAQ _ _ _ _ _ _ 0100 0110 add B+1, suppress carry _ _ 0101 E=1, set Qn to 1 ----1 1001 0111 011 sh EAQ ---- 1 0010 illò add B+1, suppless carry -0101 E=1, set Qn to 1---1 1111 010 shI EAQ - - - - 0 1111 1110 0101 add B+1, carry to E - -E=1, set Quto 1 -- -1 001 I'III'0100 5h1 EAQ-----1001 1110 add B+1, carry to E -E=0. leave Qn=0--0 1011

1001

remainder quotient

1110

000

$$\frac{10-10(b)}{0011} = 0101 \quad 3 = 0011 \quad \overline{3} + 1 = 1101$$

A+B+1 performs: $A+2^{n}-B=2^{n}+A-B$ adding B: $(2^{n}+A-B)+B=2^{n}+A$ remove end-carry 2" to obtain A.

To correspond with correct result. In general: A=Q+5

> Where A is dividend, a the quotient and R the remainder. Four possible signs for A and B:

$$\frac{+52}{+5} = +10 + \frac{+2}{+5} = +19.4 \qquad \frac{-52}{+5} = -10 + \frac{-2}{+5} = -10.4$$

$$\frac{+52}{+5} = -10 + \frac{+2}{+5} = -10.4 \qquad \frac{-52}{-5} = +10 + \frac{-2}{-5} = +10.4$$


The sign of the remainder (2) must be same as sign of dividend (52).

Add one more stage to Fig. 10-10 with 4 AND gates and a 4-bit adder.

10-14 (a) $(+15) \times (+13) = +195 = (0011000011)_2$ BR = 01111 (+15); BR + 1 = 10001 (-15); GR = 01101 (+15)

(b) $(+15) \times (-13) = -195 = (1100 | 111 | 01)_{2}; covers,$ $BR = 0 | 11111 (+15); \overline{BR} + 1 = 10001 (-15); \overline{GR} = 10011 (-13)$

Qu Qu+1	AC	QR	Quati	SC
Initial	00000	10011	0	701
10 Subtruct BR	10001			
•	10001			
ashr	11000	11001	1	100
11 ash r-		01100		011
DI Add BR	01111	•		
	01011			
ashr	00101	10110	0	010
00 ashr_	00010	1:011	ひ	001
10 Subtract BR	10001			
	10011	•		
ashr-	11001	HICI	, l	01 O
- 195				



10-16 The algorithm for square-root is similar to division with the radicand being equivalent to the dividend and a "test value" being equivalent to the divisor.

Let A be the radicand, Q the square-root, and

R the remainder such that $Q^2 + R = A$ or:

JA = Q and a remainder

General coments:

1. For k bits in A (keven), Q will have 1/2 bits: Q = 9,9293...94/2

2. The first test value is 01

The second test value is 19,01

The third test value is 009,9201

The fourth test value is 0009,929301 etc.

3. Mark the bits of A in groups of two starting from left.

4. The procedure is similar to the division restoring method as shown in the following example:

91 92 93 94
1 1 0 1 = Q = 13

V10 10 10 01 = A = 169

OI Subtract first test value 01

Answer positive; let 91=1

O1 10 bring down next pair

O1 01 answer positive; let 92=1

O0 01 10 bring down next pair

O0 01 10 subtract third test value 009,901

negative answer negative; let 93=0

O0 01 10 oring down next pair

10-17 (a) e = exponent e+64 = biased exponent

(b) The biased exponent follows the same algorithm as a magnitude comparator See Sec. 9-2

(c) $(e_1 + 64) + (e_2 + 64) = (e_1 + e_2 + 64) + 64$ subtract 64 to obtain biased exponent sum


(d) $(e_1+64)-(e_2-64)=e_1+e_2$ add 64 to obtain biased exponend difference,


10-18

(a)
$$AC = A_5 A_1 A_2 A_3 ... A_n$$


 $BS = B_5 B_1 B_2 B_3 ... B_n$

If signs are unlike - the one with a O (plus) is larger. If signs are alike - both numbers are either positive or negative





10-21 Let "e" be a flip-flop that holds end-carry after exponent addition,



10-22


when 2 numbers of n bits each are multiplied, the product is no more than an bits long - see Prob. 9-7.

$$\frac{10-23}{\text{divisor}} \frac{\text{dividend}}{\text{divisor}} A = 0.1 \times \times \times \text{ where } x = 0,1$$

(a) If ACB then after shift we have A=1. xxxx and 1st quotient bit is 21.

(6) if AZB, dividend alignment results in A = 0.01 xxxx then after the left shift A>B and first quotient bit = 1.

Remainder bits rrrrr have a binary-point (n-1) bits to the left.



10-25

- (a) When the exponents are added or incremented
- (b) When the exponents are subtracted or decremented
- (c) Check end-carry after addition and carry after increment or decrement.

10-26

Assume integer mantissa of n-1=5 bits (excluding sign)

(2) Product: A Q

XXXXX XXXXX. #28


Product in AC: XXXXX. #28+5 - binary-point for integer


(b) Single precision normalized dividend: xxxxx. * 28

Dividend in AQ: A Q


xxxxx 00000. * 23-5


10-27
Neglect Be and Ae from Fig. 10-14. Apply carry directly to E.





		
	inputs	outputs
-	B8 B4 B2B1	
0	0000	10019
1	0001	10008
2	0010	01117
3	0011	01106
4	0100	01015
5	010:11	01004
6	0110	0011/3
7	2111	00102
8	1000	00011
9	1001	00000
_		





$$x_8 = B_8' B_4' B_2'$$


 $x_4 = B_4 B_2' + B_4' B_2$
 $x_2 = B_2$
 $x_1 = B_1'$

10-31	7	Y
dec	Z. uncorrected	correcteo
0	0110	0011
1	0111	0100
2	1000	0101
2	1001	0110

0	0110	0011
1	0111	0100
2	1000	0101
3	1001	0110
4	1010	0111
5	1011	1000
6	1100	1001
7	1101	1010
8	1110	1011
9	1111	1100

dec	Z uncorrected	corrected
10-23456789	1 0001 1 0001 1 0001 1 0101 1 0001 1 1001 cted = outr	10000
Incorre	cled - UVIT	166

Uncorrected = output carry carry Y = Z + 3




10-32. The excess-3 code is self-complementing code. Therefore, to get 9's complement we need to-complement each bit.


M=0 for
$$x = B$$

M=1 for $x = 9$'s comp. of B
M Bi | $x_i = B_i \oplus M$
O O | O | $x_i = B_i$

$$\begin{array}{c|c} & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & &$$







Algorithm is simalar to flow chart of Fig. 10-2

$$\frac{10-35}{32} = 52 + \frac{16}{32}$$

$$B = 032$$

 $B+1 = 968$ (10's comp.)

- (a) At the termination of multiplication we shift right the content of A to get zero in Ae.
- (b) At the termination of division, B is added to the negative difference. The negative difference is in 10's complement so Ae = 9. Adding Be = 0 to Ae = 9 produces a carry and makes Ae = 0.

10-37

change the symbols as defined in Table 10-1 and use same algorithms as in Sec. 10-4 but with multiplication and division of mantissas as in Sec. 10-5.

CHAPTER 11

$$\frac{11-1}{12} = \frac{A_7 - A_2}{00001100} \quad A_1 A_0$$

$$13 = 00001101 \quad RS1 = A_1$$

$$14 = 00001110 \quad RS0 = A_0$$

$$15 = \frac{000011}{15} \stackrel{1}{\uparrow} \stackrel{1}{\downarrow} \stackrel{1}{\downarrow} \stackrel{1}{\uparrow} \stackrel{1}{\uparrow} \stackrel{1}{\uparrow} \stackrel{1}{\uparrow} \stackrel{1}{\uparrow} \stackrel{1}{\uparrow} \stackrel{1}{\downarrow} \stackrel$$

11-2


Interface	Port A	Port B	Control Rog	Status Reg
#1	1000 0000	10000001	10000010	10000011
2	0100 0000	01000001	01000010	01000011
3 '4	0010 0000	00100001	0010 0010	00100011
5	00010000	00010001		00010011
6	00001000	00001001	00001010	00001011
	00000100	00000101	00000110	00000111


Character printer; Line printer; Laser printer;
Digital pholler; Graphic display; Voice output; Digital to analog converter; Instrument indicator.

11-5 See text discussion in See, 11-2,

11-6

- (a) Status command-Check's status of flag bit,
- (b) Control command Moves magnetic head in disk.
- (C) Status command Cheks if device power is on,
- (d) Control command Moves paper position.
- (e) Data input command Reads Value of a register





11-10
1. Output flag to indicate when transmitter register is empty.

2. Input flag to indicate when receiver register is full.

3. Enable interrupt if any flag is set.

4. Parity error; (5) Framing error; (6) Overrun error.

11-11 10 bits: Start bit + 7 ASCII + parity + stop bit. From Table 11-1 ASCII W = 1010111 with even parity = 11010111 with start and stop bits = 1110101110

11-12

(a)
$$\frac{1200}{8} = 150$$
 characters per second (cps)

(b) $\frac{1200}{11} = 109$ eps

(c) $\frac{1200}{10} = 120$ eps

 $\frac{11-13}{(2)} \frac{k \text{ bytes}}{(m-n) \text{ bytes/see}} = \frac{k}{m-n}$ see.

(b) $\frac{k}{m-m}$ sec. (c) No need for FIFO

11-14

Initial F=0011 Output = R4

After delete=1 F=0010

After vecet=1 F=0011 R4=R3

After vecet=1 F=1001 R1=Turnt

Initial
$$F=0011$$
 Output $R=0$ RY

After delete=1 $F=0010$

After delete=0 $F=0001$ RY


After insert=1 $F=1001$ RI


(Insert goes to 0) $F=0101$ R2

 $R=0011$ R3

 $R=0011$ R3

 $R=0011$





Flag = 0 if data register full (After CPU writes data) Flag = 1 if data register empty (After the transfer to device) When flag goes to O, enable "Data ready" and place data on I/o bus. When "Acknowledge" is enabled, set The flag to I and disable "ready" handshake line.


11-17 CPU Program flow chart: Read data from Memory into a CPU Register Read status register from interface and cheek output flag bit Write data into interface data register yes Transferred Continue ND all data?

11-18 See text Section 11-4.

11-19

If an interrupt is reeognized in the middle of an instruction execution, it is necessary to save all the information from control registers in addition to Processor registers. The state of the CPU to be saved is more complex.

11-20	Device 1	Device 2
(1) Initially, device 2 sends		
an interrupt regrest:	PI=0; PO=0; RF=0	PJ=0; P0=0; RF=1
(2) Before CPU responds with		•
acknowledge, device 1 sends interrupt request:	PI=0; P0=0; RF=1	PI=0; PO=0; FF=1
(3) After CPU sends an acknowledge		
device I has priority:	VAD enable=1	VAD enable = 0



Same as Fig. 11-14. Needs 8 AND gates and an 8x3 decodor.

Ì	1-	2	Ц

101112 +3 +4 Ir I6 In XY3	Isti (b)	
1 × × × × × × × 000	1 Binary	hexadecival
01 × × × × × × 001 001 × × × × × 010	1010 0000	AO
0001XXXX 011	10100100	A4
00001 x x x 11001	10101000	A8
000001 XX 10 1 1 1 0 0 0 0 0 0 0 0 1 X 1 1 0 1	1000100	AC
0000000111111	10110000	BO
00000000XXX	101 10 100	BY BB
	101 11100	BC

11-25

76= (01001100), Replace the six O's by 010011, xy

11-26

Set the mask bit belonging to the interrupt source so it can interrupt again. At the beginning of the service routine, check the value. of the return address in the stack. If it is an address

within the source service program, then the same

source has interrupted again while being serviced,

11-21

The service routine checks the flags in sequence to determine which one is set, The first flag that is cheeked has the highest priority level. The priority level of the other sources corresponds to the order in which the flags are checked.

When the CPU communicates with the DMA controller, the read and write lines are used as inputs from the CPU to the DMA controller.

When the DMA controller communicates with memory, the read and write lines are used as outputs from the DMA to memory.

11-28

(a) CPU initiates DMA by transferring:

256 to the word count register.

1230 to the DMA address register.

Bits to the coutrol register to specify a write operation.

(b) 1. I/o device sends 2 "DMA request."

a. DMA sends BR (bus request) to CPU.

3. CPU responds with a BG (bus grant).

4. Contents of DMA address register are placed in address bus.

5. DMA sends "DMA acknowledge" to I/o device and enables the write control line to memory.

6. Data word is placed on data bus by I/o device,

7. Inrement DMA address register by 1 and Decrement DMA word count register by 1


8. Repeat steps 4-7 for each data word transferred

11-29

every 1 µsec. (106). Characters arrive one every 1/2400 = 416.6 µsec. Two characters of 8 bits each are packed into a 16-bit word every 2 × 416.6 = 833.3 µsec. The CPU is slowed down by no more than (1833,3) ×100 = 0.12%.

11-30

The CPU can wait to fetch instructions and data from memory without any damage occurring except loss of time, DMA usually transfers data from a device that cannot be stopped since information continues to flow so loss of data may occur.



11-32 There are 26 letters and 10 numerals. $26 \times 26 + 26 \times 10 = 936$ possible addresses,

The processor transmits the address of the terminal followed by ENQ (enguiry) code popo 0101. The terminal responds with eithe ACK (acknowledge) or NAK (negative acknowledge) or the terminal does not respond during a timeout period. If the processor receives an ACK, it sends a block of text.

11-34

DLE STX DLE DLE ETX DLE DLE ETX

delete delete delete delete

STX DLE ETX

DLE ETX

32-bit text = 0001 0000 1000 0011 0001 0000 1000 0011

11-35
32 bits between two flags; 48 bits including the flags.
11-36

Information to be sent (1023):

After zero insertion, iformation transmitted: 011111111110

Information received after 0s deletion: 011111111111

 $\frac{12-1}{(2)}$ (2) $\frac{2048}{128} = 16$ chips CHAPTER 12 (b) 2.048 = 2" Il lines to address 2048 bytes 128 = 2' 7 lines to address each chip (c) 4x16 decoder times to decoder for selecting 16 chips (a) 8 chips are needed with address lines connected in parallel. (b) 16 x 8 = 128 chips. Use 14 address lines (16x = 214) 10 lines specify the chip address 4 lines are decoded into 16 chip-select inputs. 10 pins for inputs, 4 for chip-select, 8 for outputs, 2 for power. Total of 24 pins. 12-4 4096/128 = 32 RAM chips; 4096/512=8 ROM chips. 4096 = 212 - There 12 common address lines +1 line to select between RAM and ROM. Address 16151413 1211109 8765 4321

0000-OFFF 0000 5×32 ××× ×××

1000-IFFF 000 1 3×8 × ××××

to CS2 1 decoder Component ROM Interface 4 x 4 = 16 registers; 16 = 24 Component

 $\frac{12-5}{\text{RAM}}$ 2048/256 = 8 chips; 2048 = 2"; 256=28 ROM 4096/1024 = 4 chips; 4096 = 2"; 1024=2"


mponent Address 16151413 1211 109 8765 4321

RAM 0000-07FF 0000 0 3x8 xxxx xxxx


ROM 4000-4FFF 0100 2xx xxxx xxxx

Interface 8000-800F 10 00 0000 0000 xxxx

The processor selects the external register with an Each bank of 32K bytes are selected by addresses 0000-7FFF. The processor loads an 8-bit number into the register with a single 1 and 7 O'S. Each output of the register selects one of the 85 anks of 32 K bytes through a chip-select input. A memory bank can be changed by changing the number in the register.





12-10 A match occurs if Ti=1



12-11 $M_{i} = \left(\prod_{j=1}^{N} A_{j} F_{ij} + A_{j} F_{ij} + K_{j} \right) \cdot (K_{i} + K_{2} + K_{3} + \dots + K_{n})$

At least one key bit Ki must be equal to 1)






A d-bit counter drives a d-to-mline decoder where $2^d = m$ (m - No. of words in memory). For each count, the Mi bit is checked and if 1, the corresponding read signal for word i is activated.

12-14

Let $x_j = A_j F_{ij} + A_i F_{ij}$ (argument bit = memory word bit) Output indicator $G_i = 1$ if:

Al Fin = 1 and $K_1 = 1$ (First bit in A=1 while $F_{i,1} = 0$) or if $X_1 A_2 F_{i,2} = 1$ and $K_2 = 1$ (First pair of bits are equal and second bit in A=1 while $F_{i,2} = 0$)

Gi = (A, Fi, +Ki) (x, A, Fi, +K) (x, x, A, Fi, +K) ... (x, x, ... x, A, Fi, +K)



 $\frac{12-15}{128K=2^{17}}; \quad \text{For a set size of 2, the index address}$ has 10 bits to accomposate $\frac{2048}{2} = 1024$ words of eache.

$$12-16$$
(2) $0.9 \times 100 + 0.1 \times 11000 = 90 + 110 = 200$ nsec.

cache access cache+memory access

(b)
$$0.2 \times 1000 + 0.8 \times 200 = 200 + 160 = 360$$
 nsec.
write access from (a)

12-17 Sequence: ABCDBEDACECE

Count value = 3210

Initial Words = A B C D

B is a hit C B E D

D is a hit C B E D A

C is a miss E D A

C is a miss E D A

C is a hit D A C E

E is a hit D A C E

E is a hit

12-18 64K x 16: 15 bit address; 16-bit data. (a) TAG BLOCK WRD 2 = 16 bit address INDEX = 10 bit cache address (E) =23DATA (c) 28-256 blocks of 4 words each cache 17-19 (a) Address space = 24 bils 2 = 16 M words (b) Memory space = 16 bits 216 = 64 K words (c) $\frac{16M}{aK} = 8K$ pages $\frac{64K}{aV} = 32$ blocks The pages that are not in main memory are: Page 2 3 5 7 Address address that will cause fault 2048 - 3071 3072 - 4095 5 K 5120-6143 1K 7168 - 8191 12-21 420126140102357 Most recently used Pages in memory Pages in mory Firstin-7 of FIFO Initial 0124 4201 0124 4201 0124 26-40-02357 4201 4012 0126 0126 2016 0126 0126 0261 2016 0126 0146 0164 1246 2614 0146 0164 0146 6140 0146 0164 014.6 6401 0146 0164 0146 6410 1246 1642 0124 4102 2346 6423 0123 1023 2345 42_35 0235 0235 2357. 2357 2357

12-22 600AF and FOOAF

12-23

Logical address: 7 bits 5 bits 12 bits = 24 bits

Segment | fage | word

Physical address: 12 bits
Block Word

12-24

Segment 36 = (0100100)2 (7-bit binary) Page 15 = (01111) = (5-67 binary) Word 2000 = (011111010000), (12-bit Livery) Logical address = 0100100 01111 011111010000 (a4- bit binary)

CHAPTER 13

13-1

Tightly coupled multiprocessors require that all processes in the system have access to a common global memory. In loosely coupled multiprocessors, the memory is distributed and a mechanism is required to Provide wessage - passing between the processors. Tightly coupled systems are easier to program. Since mu special sleps are required to make shared data available to two or more processors. A loosely crupted system required that sharing of data be implemented by the messages.

13-2


The address assigned to common memory is never assigned to any of the local memories. The common memory is recognized by its distinct address.


13-3 Pxm switches


13-4 logn stages with n switches in each stage.

Inputs 0,2,4, and 6 will be disconnected from outputs 2 and 3.

13-6







Encoder input
Encoder autput
Decoder infut
Decoder output

OI (II has highest priority)

13-11

As explained in the text, innect output Po from arbiter 4 into input PI of artitle 1. Over the livie is disabled, the artitle that releases the bus has the lowest pricity.

13-12

Memory access needed to send data from one processor to another must be synchronized with test-and-set instructions. Most of the time would be taken up by unsuccessful test by the receiver. One way to speed the transfer would be to send an interrupt request to the receiving processor.

13-13

- (a) Mutual exclusion implies that each processor claims exclusive control of the resources alocated to it.
- (b) Critical section is a program sequence that must be comptely exocuted without interruptions by othe processors.

(Contined in next page)

13-13 (Cortinued)

- that a memory read is followed by a memory write without interruption from another processor,
- (d) <u>Semaphore</u> is a variable that indicates the number of processes attempting to use the critical section.
- Write memory operation so that the memory location cannot be accessed and middified by another processor.

11-14

Cache coherency is defined as the situation in which all cache refres of shared variables in a multiprocessor system have the same value at all times. A snoopy cache controller is a monitoring action that detects a write operation into any cache. The cache coherence problem can be resolved by either updading or invalidating all other cheche values of the written information.