UNIVERSITY OF REGINA ARM QUICK REFERENCE CARD

Rev 1.2 Sep 2014

FD ED FA EA
IA IB DA DB

include CPSR

					·																										
ENCODINGS	31-28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5		4	3	2	1	0	notes or examples
Data Proc¹	cond	0	0	I		OPC	ODE		S		Rı	n			R	d							0per	anc	1 2						See Operand 2
Multiply ²	cond	0	0	0	0	0	0	Α	S		Ro	d		(R	n fo	r ML	Α)		F	₹s		1	0	0		1		R	m		Rd←Rm*Rs(+Rn)
Swap ³	cond	0	0	0	1	0	В	0	0		Rı	n			R	d		0	0	0	0	1	0	0		1		R	m		Rd←M[Rn]; M[Rn]←Rm
Load/Store4	cond	0	1	R	Р	U	В	W	LS		Rı	n			R	d			1	2-bi	it U	nsi	gne	d Of	fs	et ,	/ Re	g S	h		Reg Sh as Operand 2
Block L/S	cond	1	0	0	Р	U	Sp	W	LS		Rı	n							Reg	iste	r Li	ist	(15	50)						
Branch	cond	1	0	1	L				24	lb 2	's C	omp	Bra	nch	Off	set.	. <<	2,	the	n SI	E to	32	to	ado	l t	οР	C				PC is PC+8, prefetched
BX	cond	0	0	0	1	0	0	1	0						SB	0 5						0	0	0		1		R	m		T←Rm[0], PC←Rm[31:1]<<1
SWI	cond	1	1	1	1							SW	I co	omme	nt F	ielo	1 (i	gnoi	red	by I	Proc	ess	or)								

if Rd=R15, CPSR <- SPSR, doesn't write to R15. Rd ≠ Rm; Don't use R15 Rd≠Rn;Rm≠Rn Don't use R15 $Rm \neq R15$. R15 is PC+8SBO = should be 1s

* Coprocessor transfer and halfword instructions are not included on this table

Operand 2	11 10 9 8	7	6 5	4	3	2	1	0	Op2 =	EG
Immediate	Align		uns	ign	ed	Imm			Imm ror 2*Align	ADD Rd,Rn,#25
Imm Sh	Imm Shamt (u)	Sh*	0		Rı	m		Rm sh by ImmShamt	ADD Rd,Rn,Rm,LSR #4
Reg Sh	Rw	0	Sh*	1		R	m		Rm sh by Rw	ADD Rd,Rn,Rm,LSL Rw

Sh(shift) 00 01 10 11 ROR #0 LSL LSR ASR ROR RRX Batch L/S <BLS>

CONTROL BITS DP I Op 2: imm/¬reg S Write to CPSR A Accumulate B byte/-word R Op 2: reg/¬imm P update ptr: pre/-post L/S U update ptr: inc/¬dec W write back pointer LS load/¬store BLS Sp Restore PSR / banked B L Link (R14 <- PC before

<u>OPCODE</u>	RESULT
0000 AND	Rn AND operand2
0001 EOR	Rn EOR operand2
0010 SUB	Rn - operand2
0011 RSB	operand2 - Rn
0100 ADD	Rn + operand2
0101 ADC	Rn + operand2 + carry
0110 SBC	Rn - operand2 + carry - 1
0111 RSC	operand2 - Rn + carry - 1
1000 TST	as AND* Result not written;
1001 TEQ	<u> </u>
1010 CMP	
1011 CMN	as ADD* J assembler syntax.
1100 ORR	Rn OR operand2
1101 MOV	operand2 (Rn is ignored)
1110 BIC	Rn AND NOT operand2 (Bit clr)
1111 MVN	NOT operand2 (Rn is ignored)

ASSEMBLE	ER SYNTAX			IA IB DA DB
Branch	B{L}{cond} <expression></expression>		F	Full Stack
Move	<mov mvn>{cond}{S} Rd,<op2></op2></mov mvn>	Ţ	Ε	Empty stack
Test	<pre><opcode>{cond} Rn,<0p2></opcode></pre>		Α	Up Stack
Data	<pre><opcode>{cond}{S} Rd,Rn,<op2></op2></opcode></pre>		D	Down Stack
Mult	MUL{cond}{S} Rd,Rm,Rs		IΑ	Inc After
Mul/Acc	MLA{cond}{S} Rd,Rm,Rs,Rn			Inc Before
B L/S	<ldm stm>{cond}<bls*>*Rn{!},<rlist>{^}</rlist></bls*></ldm stm>			Dec After
L/S	<ldr str>{cond}{B} Rd,<l address="" s=""> •</l></ldr str>		DB	Dec Before
Swap	<swp>{cond}{B} Rd,Rm,[Rn]</swp>		^	include CPS
SWI	SWI{cond} <expression></expression>			
! = Effe	ctive Address write-back to Rn			

<l addr<="" s="" td=""><td>ess></td><td>Eff. Addr.</td><td>RN after inst'n</td><td>Р</td><td>W</td><td>R</td></l>	ess>	Eff. Addr.	RN after inst'n	Р	W	R
Register	[Rn]	Rn + 0	Rn + 0	0	0	0
Pre- indexed	[Rn,# <exp>]{!}</exp>	Rn + <exp></exp>	Rn {+ <exp>}</exp>	1	!	0
	[Rn,{+ -}Rm{, <sh>}]{!}</sh>	Rn ± Rm <sh></sh>	Rn {± Rm <sh>}</sh>	1	!	1
Post-	[Rn],# <exp></exp>	Rn	Rn + <exp></exp>	0	1	0
indexed	[Rn],{+ -}Rm{, <sh>}</sh>	Rn	Rn ± Rm <sh></sh>	0	1	1

CPS	R/SI	<u>PSR</u>							
31	30	29	28	27	26-8	7	6	5	4-0 •
N	Z	С	٧	Q	unused	I	F	Т	mode

<u>CF</u>	SR/SPSR BITS
N	negative
Z	zero
С	carry
٧	overflow
Q	underflow
Ι	interrupt mask
F	fast intrpt mask
Т	Thumb/¬ARM

COND	ITION	<u>Flags</u>	<u>Note</u>	COND1	TION	<u>Flags</u>	<u>Note</u>
0000	EQ	Z==1	Equal	1000	ΗI	C==1&&Z==0	> (u)
0001	NE	Z==0	Not Equal	1001	LS	C==0 Z==1	<= (u)
0010	HS/CS	C==1	>= (u) / C=1	1010	GE	N==V	>=
0011	LO/CC	C==0	< (u) / C=1	1011	LT	N!=V	<
0100	MI	N==1	minus(neg)	1100	GT	Z==0&&N==V	>
0101	PL	N==0	plus(pos)	1101	LE	Z==1 N!=V	<=
0110	VS	V==1	V set(ovfl)	1110	AL	always	
0111	VC	V==0	V clr				
			(u) =	unsi	gned		

			1	
VECTOR TABLE			ţ	
Address	Exception	Mode	CPSR[4:0]	Priority
0x00000000	Reset	SVC	10011	1
0x00000004	Undefined Inst	UND	11011	6
0x00000008	SWI	SVC	10011	6
0x0000000C	Prefetch Abort	Abort	10111	5
0x00000010	Data Abort	Abort	10111	2
0x00000014	Res	erved		
0x00000018	IRQ	IRQ	10010	4
0x0000001C	FIQ	FIQ	10001	3
		user	10000	

ADDRESSING MODES									
Literal									
Register Indirect									
Register Indirect w Offset									
Autoindexing Preindexed									
PC-Relative									

PSEUDOINSTRUC	TIONS / ALIASES
ADR Rd, L	Rd ← address of L
LDR Rd, L	Rd ← memory at L
MOV Rd, V	RD = 32b literal V
PUSH rglst	STMDB sp!, reglist
POP rglst	LDMIA sp!, reglist
NOP	no operation
get comment field SWI	LDR R0,[R14,#-4]

	REGIS	TER F	[LE*			
alias	User	SVC	Abor	UND	IRQ	FIQ
A1	r0					
A2	r1					
A3	r2					
A4	r3					
V1	r4					
V2	r5					
V3	r6					
V4	r7					
V5	r8					r8f
V6/SB	r9					r9f
V7/SL	r10					r10f
V8/FP	r11					r11f
ΙP	r12					r12f
SP	r13	r13s	r13a	r13u	r13i	r13f
LR	r14	r14s	r14a	r14u	r14i	r14f
PC	r15					
PSR	CPSR	SPSRs	SPSRa	SPSRu	SPSRi	SPSR1
hine	:+b co	nnoco	scan h	2112 6	15	

* chips with coprocessor have c0-c15 * chips with FPU have s0-s32 and d0-d16

RETURN FROM EXCEPTION	
SVC, UND	MOVS pc,r14
IRQ,FIQ	SUBS pc, R14, #4
abort: repeat	SUBS pc, R14, #8
unstack(eg r4-r0)	LDMFD r13! {r0-r4,pc}
unstack,rstr CPSR	LDMFD r13! {r0-r4,pc}^