

LECTURE PLAN – COMPUTER ARCHITECTURE

Lecture 35 of 45

Topic: RISC Pipeline, Vector Processing and Array Processors

Unit: Unit 6

Learning Outcomes (LO)

- LO1: Define and explain the basic concepts of RISC Pipeline, Vector Processing and Array Processors. (L1 – Remember)
- LO2: Explain the working and important features of RISC Pipeline, Vector Processing and Array Processors. (L2 – Understand)
- LO3: Apply the concept of RISC Pipeline, Vector Processing and Array Processors to simple examples or problems. (L3 – Apply)

Teaching Content

- RISC pipeline concept
- Vector processing
- Array processor concept

Teaching–Learning Activities

Activity	Description
Demo	Teacher explains RISC Pipeline, Vector Processing and Array Processors using simple examples on the board/PPT.
Peer Activity	Students discuss a short example in pairs and compare their answers.
Board Problem	Students solve one basic problem based on RISC Pipeline, Vector Processing and Array Processors with teacher guidance.

Assessment Methods

- Quiz: Check understanding of key terms and concepts.
- Assignment: Solve/write a short problem related to the lecture topic.
- Viva: Explain the main concept and one example in simple words.

Teaching Aids

- PPT with examples, whiteboard, textbook diagrams, and simple classroom examples.