

# HDL PROJECT

## DIGITAL CLOCK WITH ALARM FEATURE

### Group Members:

- 1.Kotike Siddartha – B230672EC
- 2.Ch. Nagendra Mahesh – B230268EC

## PROJECT ABSTRACT

### Project Objective:

Digital Clock with AM/PM Display, Reset and Alarm Features.

### Description:

This project implements a fully functional 24-hour digital clock in Verilog. The clock features a cascading series of counters, beginning with a mod-60 counter for counting seconds, which is connected to a mod-60 counter for minutes, and finally to a mod-12 counter for hours. The system supports both AM/PM display and includes an adjustable alarm feature, allowing users to set specific times for alerts. A reset function is also integrated, enabling the clock to be reset to their initial states. Designed using modular components, this clock demonstrates efficient timekeeping and is well-suited for digital design applications. The behavioural level of abstraction approach simplifies the design, providing clear logic.

## HDL Project Proposals:


### 1) Objective:

1. The output of the project gives the functioning like a digital clock which displays 'hrs: min: sec' with am or pm in a 12-hour clock format.
2. The digital clock also contains an alarm feature.


### 2) Ideas of Implementation:

1. We are creating a mod-6 and mod-10 counters to implement the seconds and minute function.
2. A separate module is written for mod-12 counter for implementing hour and detection of am or pm.
3. Alarm feature is directly implemented in the main module sequentially with respect to the clock.


## Block Diagram



Seconds function contains:



Minutes Function contains:



Project Code:

Mod-10 Counter:

```
module bcd_counter (input clock, reset, enable, output reg [3:0] q);  
    always@(clock)begin  
        if(reset)begin  
            q<=4'd0;  
        end  
        else if (enable)begin  
            if (q==4'd9) begin  
                q<=4'd0;  
            end  
            else begin  
                q<=q+1;  
            end  
        end  
    end  
end
```

```

        end
    end
    else begin
        q<=q;
    end
end
endmodule

```

### Specifications:

Port Name	Terminal	Data type
Clock, reset, enable	Input	Net
[3:0] q1	Output	Reg

- A mod-10 bcd counter is designed using inputs clock, reset and enable and the output obtained is a 4-bit BCD number (0-9).

### Mod-6 Counter:

```

module mod6 (input clock, reset, enable, output reg [3:0] q);
    always@(clock)begin

```

```

if(reset)begin
    q<=4'd0;
end
else if (enable)begin
    if (q==4'd5) begin
        q<=4'd0;
    end
    else begin
        q<=q+1;
    end
end
else begin
    q<=q;
end
end
endmodule

```

Specifications:

Port Name	Terminals	Data types
Clock, reset, enable	Input	Net
[3:0] q2	Output	Reg

- A mod-6 counter is implemented using inputs clock, reset, enable and the output obtained is a 4-bit BCD number (0-5).

### Hour Module:

```
module hour (  
    input clock, reset, enable,  
    output reg [3:0] d2, d1,  
    output reg am);  
  
/*initial begin // (This initial block is meant for only simulation.
```

For synthesis, reset signal is used for initializing the values.)

```
    d2[3:0] =4'b0001;  
    d1[3:0] =4'b0010;  
    am=0;  
end*/  
  
always@ (posedge clock) begin  
    if (reset)begin  
        d2[3:0] =4'b0001;  
        d1[3:0] =4'b0010;  
        am<=0;  
    end else if(enable)begin  
        if ((d2[3:0] ==4'd1) &(d1[3:0] ==4'd1)) begin  
            d1[3:0] <=d1[3:0] +1;
```



```

        am<=(~am);
    end else if ((d2[3:0] ==4'd1) &(d1[3:0] ==4'd2)) begin
        d2[3:0] <=4'b0000;
        d1[3:0] <=4'b0001;
    end else if (d1[3:0] ==4'd9) begin
        d1[3:0] <=4'd0;
        d2[3:0] <=d2[3:0] +1;
    end else begin
        d1[3:0] <=d1[3:0] +1;
    end
end
else begin
    d2<=d2;
    d1<=d1;
end
end
endmodule

```

Port name	Terminal	Data type
Clock, reset, enable	Input	Net
[3:0] d2, [3:0] d1	Output	Reg
am	Output	Reg

- An hour module is implemented using the inputs clock, reset, enable and q6, q5 as output terminals with am as an output.
- This module displays the output like a 12hr clock format with the am display.

### **Main Module:**

```
module Clock (
    input clock, reset, enable, r_m,
    input [15:0] r_time,
    output [3:0] q1, q2, q3, q4, q5, q6,
    output am,
    output reg alarm);
    wire w, x, y, z;
    bcd_counter counter1(clock, reset, enable, q1);
    assign x = (q1 == 4'd9);
    mod6 counter2(clock, reset, x, q2);
    assign y = x & (q2 == 4'd5);
    bcd_counter counter3(clock, reset, y, q3);
    assign z = y & (q3 == 4'd9);
    mod6 counter4(clock, reset, z, q4);
    assign w = z & (q4 == 4'd5);
    hour counter5(clock, reset, w, q6, q5, am);
```

```

always @(clock) begin

    if ((r_time == {q6, q5, q4, q3}) && (r_m == am)) begin
        alarm <= 1;
    end else begin
        alarm <= 0;
    end
end

endmodule

```

Port Name	Terminal	Data Type
Clock, reset, enable, r_m	Input	Net
r_time	Input	Net
[3:0] q6, q5, q4, q3, q2, q1	Output	Net
am	Output	Net
alarm	Output	Reg

- In the main module, the modules instantiated are mod\_6 and bcd\_counter, hour.

- The bcd\_counter 'counter\_1' is given the enable as high for all the cases such that the unit place of the seconds clock runs.
- The mod-6 'counter\_2' is enabled only when the output of the counter\_1 changes from 9→0. The output of this counter represents the ten's digit of the second's clock.
- The bcd\_counter 'counter\_3' enables only when q2 changes from 5→0 and q1 changes from 9→0. This counter represents the unit digit of the minutes part.
- The mod-6 'counter\_4' is then instantiated and enabled only when the enable of the counter\_3 goes high and the output of the counter\_3 changes from 9→0. This counter represents the tens digit of the minutes part.
- The hour module is then instantiated and it is enabled when the counter\_1 is changing from 9→0 and the outputs of counter\_2 =5, counter\_3=9, counter\_4=5. (59:59)
- The hour module also gives the output terminal 'am' high when the time is 'am' and goes low when the time is 'pm'.
- When the clock reaches the input required time i.e., matches the r\_time and r\_m then the output terminal alarm goes high until the mismatch occurs.

## **TESTING AND VERIFICATION:**

### **TESTBENCH 1:**

```
module seconds_tb;

    reg clock, reset, enable, r_m;
    reg [15:0] r_time;
    wire [3:0] q1, q2, q3, q4, q5, q6;
    wire am, alarm;


    Clock dut(clock, reset, enable, r_m, r_time, q1, q2, q3, q4, q5, q6, am, alarm);

    initial begin
        reset = 1;
        clock = 0;
        enable=1;
        r_time = 16'b0001_0010_0000_0001;
        r_m = 0;
        #5 reset = 0;
        #200 reset =1;
        #10 $finish;
    end

    always #1 clock = ~clock;

    initial
        $monitor("$time=%g,clock=%b,reset=%b,enable=%b,r_m=%b,r_time=%b,%d%d
hrs:%d%d min:%d%d sec AM=%b,Alarm=%b", $time, clock, reset, enable, r_m, r_time,
q6, q5, q4, q3, q2, q1, am, alarm);

endmodule
```



[illegible]

[illegible]




### TESTBENCH 2: (Hour and AM/PM Transitions)


```

module test;
reg clock,reset,enable;
wire [3:0]d2,d1;
wire am;
hour dut(clock,reset,enable,d2,d1,am);
initial
begin
    enable = 1;
    clock=1;
    reset=1;
    #5 reset=0;
    #150 $finish;
end
always #1 clock = ~clock;
initial
$monitor("$time=%g,clock=%b,enable=%b,reset=%b,d2=%d,d1=%d,am=%b"
,$time,clock,enable,reset,d2,d1,am);
endmodule


```




On increasing the simulation time up to 1000us, the waveform generated is attached below. From the same all the transitions of the specifications (hrs, min, sec, am/pm, alarm) are clearly evident.



SCHEMATIC:



IMPLEMENTATION:



## **FUTURE SCOPE (Other possible implementations)**

1. In this project, we have used behavioral modelling for setting mod 60 counter for the functionality of seconds and minutes. Further entire clock module can be designed using gate level modelling i.e. using registers and basic logic gates. But it is a tedious task.
2. Adding a feature to manually set the clock time enhances functionality.
3. display the time on a 7-segment or LCD, creating separate display modules for the different parts (hours, minutes, seconds).
4. Implementing the alarm functionality with a finite state machine (FSM) could offer more flexibility, especially if we want to add features like multiple alarms, snooze, or different sounds in the future.

## **Conclusion:**

The digital clock project successfully demonstrated the implementation of a timekeeping system in Verilog, showcasing key concepts in digital design and hardware description languages. Through careful planning, modular design, and rigorous testing, the project achieved its primary goals of accurately displaying time in a 12-hour format with AM/PM indicators and providing an alarm functionality.