

MSPM0L222x, MSPM0L122x Mixed-Signal Microcontrollers

1 Features

Core

- Arm® 32-bit Cortex®-M0+ CPU with memory protection unit, frequency up to 32MHz
- PSA-L1 Certified

Operating characteristics

- Extended temperature: –40°C up to 125°C
- Wide supply voltage range: 1.62V to 3.6V

Memories

- Up to 256KB of flash memory with ECC
 - Dual-bank with address swap with OTA updates
- 32KB of SRAM with ECC or parity
- 32B backup memory¹

High-performance analog peripherals

- 12-bit 1.68Msps analog-to-digital converter (ADC), up to 26 external channels
- Configurable 1.4V or 2.5V internal shared voltage reference (VREF)
- Comparator (COMP) with 8-bit reference DAC
- Integrated temperature sensor

User interface

 Ultra-low power segmented LCD controller supporting up to 8×51 and 4×55 LCD displays²

Optimized low-power modes

- RUN:106µA/MHz (CoreMark)
- STOP: 54µA at 32kHz
- STANDBY₁ 1.2μA (VDD), 1.1μA (VBAT) with 32kHz, LFXT, RTC, and SRAM and registers fully retained
- SHUTDOWN: 80nA (VDD), 1.1µA (VBAT) with 32kHz, LFXT, RTC, and I/O wake-up

Intelligent digital peripherals

- 7-channel DMA controller
- 15-channel event fabric signaling system
- Six timers supporting up to 18 PWM outputs, all operational down to STANDBY mode
 - One 16-bit advanced timer with deadband
 - One 32-bit general-purpose timer
 - Four 16-bit general-purpose timers
- Window-watchdog timer (WWDT)
- Independent watchdog timer (IWDT) residing in the VBAT island

Communication interfaces

Five UART modules, with two supporting LIN, IrDA, DALI, smart card, Manchester

- Three I²C modules supporting SMBus/PMBus and wakeup from STOP mode, with two supporting up to FM+ (1Mbps)
- Two SPI modules supporting up to 16Mbps

· Clock system

- Internal 4MHz to 32MHz oscillator with up to ±1.2% accuracy (SYSOSC)
- Internal 32kHz oscillator (LFOSC) with ±3% accuracy 1
- External 4MHz to 32MHz crystal oscillator
- External 32kHz crystal oscillator (LFXT) ¹
- External LF ¹ and HF digital clock inputs
- Digital clock output

Data integrity and encryption

- AES accelerator with support for GCM/GMAC, CCM/CBC-MAC, CBC, CTR
- Secure Key Storage for up to four AES keys
- Flexible firewalls for protecting code and data
- True random number generator (TRNG)
- Cyclic redundancy checker (CRC-16, CRC-32)

VBAT island (auxiliary supply) 1

- Independent supply with dedicated VBAT pin
- Internal super-capacitor charger
- Real-time clock (RTC)
- Tamper detection with timestamp
- Independent watchdog timer (IWDT)
- Scratch Pad Memory (SPM)

Flexible I/O features

- Up to 73 total GPIOs
- Up to 5 GPIOs supplied by VBAT pin ¹

Development support

2-pin serial wire debug (SWD)

Package options

- 80-pin LQFP
- 64-pin LQFP
- 48-pin LQFP, VQFN³
- 32-pin VQFN³
- 24-pin VQFN³

Family members (also see Device Comparison)

- MSPM0L2228: 256KB flash, LCD
- MSPM0L2227: 128KB flash, LCD
- MSPM0L1228: 256KB flash
- MSPM0L1227: 128KB flash

Development kits and software (also see *Tools* and Software)

- LP-MSPM0L2228 LaunchPad[™] development
- MSP Software Development Kit (SDK)

- MSPM0L222x devices only
- ³ VQFN packages have wettable flanks.

¹ Part of the LFSS (Low Frequency Subsystem) supplied by the VBAT pin residing in the VBAT island



2 Applications

- · Grid infrastructure
- Factory automation and control

- Appliances
- Medical and healthcare
- Test and measurement

3 Description

MSPM0Lx22x microcontrollers (MCUs) are part of the highly integrated, ultra-low-power 32-bit MSPM0 MCU family based on the Arm® Cortex®-M0+ 32-bit core platform, operating at up to 32MHz frequency. These MCUs offer a blend of cost optimization and design flexibility for applications requiring 128KB to 256KB of flash memory in small packages (down to 4mm x 4mm) or high pin count packages (up to 80 pins). These devices include a VBAT backup island, an optional segmented LCD controller (on MSPM0L222x), cybersecurity enablers, and high-performance integrated analog, and provide excellent low-power performance across the operating temperature range.

Up to 256KB of embedded flash program memory with built-in error correction code (ECC) and up to 32KB SRAM with ECC and parity protection is provided. The flash memory is organized into two main banks to support field firmware updates, with address swap support provided between the two main banks. An additional 32-byte backup memory is provided in the VBAT island, supplied by the VBAT pin and retained even when the main supply (VDD) is lost.

The VBAT island provides a fully independent auxiliary power domain (separate from the main supply) which supplies low frequency modules from an alternate supply such as a battery, supercapacitor, or alternate voltage level (1.62V to 3.6V). The VBAT island includes the low-frequency clock system (LFOSC, LFXT), the real-time clock, the tamper detection, and timestamp logic, an independent watchdog timer, and a 32-byte backup memory. Up to five digital IOs are powered from the VBAT supply. A charging mode is provided to optionally trickle charge a supercapacitor on the VBAT pin from the primary (VDD) supply when VDD is greater than VBAT.

An ultra-low power segmented LCD controller (on MSPM0L2228 and MSPM0L2227 devices) supports driving LCD glass with up to 59 pins in a variety of mux and bias configurations, enabling low cost displays.

Flexible cybersecurity enablers can be used to support secure boot, secure in-field firmware updates, IP protection (execute-only memory), key storage, and more. Hardware acceleration is provided for a variety of AES symmetric cipher modes, as well as a TRNG entropy source. The cybersecurity architecture is Arm® PSA Level 1 certified.

A set of high-performance analog modules is provided, including a 12-bit 1.68Msps SAR ADC supporting up to 26 external channels. An analog comparator is provided to support low power or low latency monitoring of analog signals. An on-chip voltage reference (1.4V or 2.5V) can be used to provide a stable reference voltage to the ADC and comparator. Environmental monitoring of the die temperature using the internal temperature sensor, VDD voltage, and VBAT voltage is supported.

The TI MSPM0 family of low-power MCUs consists of devices with varying degrees of analog and digital integration allowing for customers find the MCU that meets their project's needs. The MSPM0 MCU platform combines the Arm Cortex-M0+ platform with a holistic ultra-low-power system architecture, allowing system designers to increase performance while reducing energy consumption.

MSPM0Lx22x MCUs are supported by an extensive hardware and software ecosystem with reference designs and code examples to get the design started quickly. Development kits include a LaunchPad available for purchase. TI also provides a free MSP Software Development Kit (SDK), which is available as a component of Code Composer Studio™ IDE desktop and cloud version within the TI Resource Explorer. MSPM0 MCUs are also supported by extensive online collateral, training with MSP Academy, and online support through the TI E2E™ support forums.

For complete module descriptions, see the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.



CAUTION

System-level ESD protection must be applied in compliance with the device-level ESD specification to prevent electrical overstress or disturbing of data or code memory. See *MSP430™ System-Level ESD Considerations* for more information. The principles in this application note are applicable to MSPM0 MCUs.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
MSPM0L2228SPN		
MSPM0L2227SPN	PN (LQFP, 80)	14mm x 14mm
MSPM0L1228SPN	- FN (LQFF, 80)	1411111 X 1411111
MSPM0L1227SPN		
MSPM0L2228SPM		
MSPM0L2227SPM	DM (LOED 64)	12 mm x 12 mm
MSPM0L1228SPM	- PM (LQFP, 64)	12 11111 X 12 111111
MSPM0L1227SPM		
MSPM0L2228SPT		
MSPM0L2227SPT	DT (LOED 49)	9mm x 9mm
MSPM0L1228SPT	PT (LQFP, 48)	9mm x 9mm
MSPM0L1227SPT		
MSPM0L2228SRGZ		
MSPM0L2227SRGZ	DCZ (VOEN 49)	7mm x 7mm
MSPM0L1228SRGZ	- RGZ (VQFN, 48)	/mm x /mm
MSPM0L1227SRGZ		
MSPM0L1228SRHB	PHP (VOEN 33)	5mm x 5mm
MSPM0L1227SRHB	RHB (VQFN, 32)	IIIIII X IIIIII
MSPM0L1228SRGE	DOE (VOEN 24)	4mm x 4mm
MSPM0L1227SRGE	RGE (VQFN, 24)	4/11/11 x 4/11/11

⁽¹⁾ For more information, see Section 12.

⁽²⁾ The package size (length x width) is a nominal value and includes pins, where applicable



4 Functional Block Diagram

Figure 4-1 shows the functional block diagram.




Figure 4-1. MSPM0Lx22x Functional Block Diagram



Table of Contents

1 Features	1	8.8 Events	72
2 Applications	<mark>2</mark>	8.9 Memory	73
3 Description	<mark>2</mark>	8.10 Flash Memory	
4 Functional Block Diagram	4	8.11 SRAM	<mark>77</mark>
5 Device Comparison	6	8.12 GPIO	<mark>77</mark>
5.1 Device Comparison Chart		8.13 IOMUX	<mark>77</mark>
6 Pin Configuration and Functions	7	8.14 ADC	<mark>77</mark>
6.1 Pin Diagrams	7	8.15 Temperature Sensor	<mark>78</mark>
6.2 Pin Attributes	12	8.16 LFSS	78
6.3 Signal Descriptions	29	8.17 VREF	7 9
6.4 Connections for Unused Pins	41	8.18 COMP	7 9
7 Specifications	42	8.19 TRNG	80
7.1 Absolute Maximum Ratings		8.20 AESADV	80
7.2 ESD Ratings		8.21 Keystore	
7.3 Recommended Operating Conditions	42	8.22 CRC	81
7.4 Thermal Information		8.23 UART	81
7.5 Supply Current Characteristics	45	8.24 I2C	81
7.6 Power Supply Sequencing		8.25 SPI	82
7.7 VBat Characteristics		8.26 IWDT	
7.8 Flash Memory Characteristics	48	8.27 WWDT	82
7.9 Timing Characteristics		8.28 RTC A	
7.10 Clock Specifications		8.29 Timers (TIMx)	83
7.11 Digital IO		8.30 LCD	
7.12 Analog Mux VBOOST	53	8.31 Device Analog Connections	
7.13 ADC		8.32 Input/Output Diagrams	
7.14 Temperature Sensor		8.33 Serial Wire Debug Interface	
7.15 VREF		8.34 Bootstrap Loader (BSL)	
7.16 Comparator (COMP)		8.35 Device Factory Constants	
7.17 LCD		8.36 Identification	
7.18 <i>I</i> 2C	61	9 Applications, Implementation, and Layout	
7.19 SPI	62	9.1 Typical Application	
7.20 UART	64	10 Device and Documentation Support	
7.21 TIMx	64	10.1 Getting Started and Next Steps	
7.22 TRNG	64	10.2 Device Nomenclature	
7.23 Emulation and Debug	65	10.3 Tools and Software	93
8 Detailed Description		10.4 Documentation Support	
8.1 Functional Block Diagram		10.5 Support Resources	
8.2 CPU	67	10.6 Trademarks	
8.3 Operating Modes		10.7 Electrostatic Discharge Caution	
8.4 Security		10.8 Glossary	
8.5 Power Management Unit (PMU)		11 Revision History	
8.6 Clock Module (CKM)		12 Mechanical, Packaging, and Orderable	
8.7 DMA		Information	95



5 Device Comparison

Table 5-1. Device Comparison Table

DEVICE NAME	FLASH / SRAM (KB)	QUAL	LCD Segments	VBAT ⁽¹⁾	ADC CHANNELS	GPIO	PACKAGE
MSPM0L2228SPN	256 / 32	S	59	Yes	26	73	
MSPM0L2227SPN	128 / 32	S	59	Yes	26	73	80 LQFP
MSPM0L1228SPN	256 / 32	S	-	Yes	26	73	[14mm x 14mm]
MSPM0L1227SPN	128 / 32	S	-	Yes	26	73	
MSPM0L2228SPM	256 / 32	S	45	Yes	26	59	
MSPM0L2227SPM	128 / 32	S	45	Yes	26	59	64 LQFP
MSPM0L1228SPM	256 / 32	S	-	Yes	26	59	[12mm x 12mm]
MSPM0L1227SPM	128 / 32	S	-	Yes	26	59	
MSPM0L2228SPT	256 / 32	S	31	Yes	21	43	
MSPM0L2227SPT	128 / 32	S	31	Yes	21	43	48 LQFP
MSPM0L1228SPT	256 / 32	S	-	Yes	21	43	[9mm x 9mm]
MSPM0L1227SPT	128 / 32	S	-	Yes	21	43	
MSPM0L2228SRGZ	256 / 32	S	31	Yes	21	43	
MSPM0L2227SRGZ	128 / 32	S	31	Yes	21	43	48 VQFN
MSPM0L1228SRGZ	256 / 32	S	-	Yes	21	43	[7mm x 7mm]
MSPM0L1227SRGZ	128 / 32	S	-	Yes	21	43	
MSPM0L1228SRHB	256 / 32	S	-		13	28	32 VQFN
MSPM0L1227SRHB	128 / 32	S	-		13	28	[5mm x 5mm]
MSPM0L1228SRGE	SPM0L1228SRGE 256 / 32 S		-		9	20	24 VQFN
MSPM0L1227SRGE	128 / 32	S	-		9	20	[4mm x 4mm]

⁽¹⁾ The VBAT pin for backup power domain is available in packages with 48 or more pins.

5.1 Device Comparison Chart




Figure 5-1. Device Comparison Chart



6 Pin Configuration and Functions

The System Configuration tool provides a graphical interface to enable, configurable, and generate initialization code for pin multiplexing and simplifying pin settings. The pin diagrams shown in the data sheet show the primary peripheral functions, some of the integrated device features, and available clock signals to simplify the device pinout.

For full descriptions of the pin functions, see the Pin Attributes and Signal Descriptions sections.

6.1 Pin Diagrams

Note

For full pin configuration and functions for each package option, refer to Pin Attributes and Signal Descriptions.




Figure 6-1. 80-pin PN (0.5mm) (LQFP) Package






Figure 6-2. 64-pin PM (LQFP) Package




Figure 6-3. 48-pin PT (LQFP) Package





Figure 6-4. 48-pin RGZ (VQFN) Package






VBAT is internally shorted to VDD on 24 and 32 pin packages.

Figure 6-5. 32-pin RHB (VQFN) Package





VBAT is internally shorted to VDD on 24 and 32 pin packages.

Figure 6-6. 24-pin RGE (VQFN) Package

6.2 Pin Attributes

The following table describes the functions available on every pin for each device package.

Note

Each digital I/O on a device is mapped to a specific Pin Control Management Register (PINCMx) that lets users configure the desired *Pin Function* using the PINCM.PF control bits.

Each digital I/O on a device is mapped to a specific Pin Control Management Register (PINCMx) which allows users to configure the desired Pin Function using the PINCM.PF control bits. The IOMUX only supports connecting one IOMUX-managed digital function to the pin at the same time. The PINCM.PF and PINCM.PC in IOMUX are recommended to be set to 0 when non-IOMUX managed functions (such as analog connections) are intended to be used on a pin. However, non-IOMUX managed signals (such as analog inputs and WAKE inputs) can be enabled on a pin at the same time that an IOMUX managed digital function is enabled on the pin, provided there is no contention between the functions. In this case, the designer must verify that no contention exists between the functions enabled on each pin.

Table 6-1. Digital IO Features by IO Type

BUFFER TYPE	INVERSION CONTROL	DRIVE STRENGTH CONTROL	HYSTERESI S CONTROL	PULLUP RESISTOR	PULLDOW N RESISTOR	WAKEUP LOGIC	Power Domain
SDIO (standard drive)	Y			Y	Υ		VDD
SDIO (standard drive) with wake (1)	Y			Y	Y	Υ	VDD
HDIO (High drive)	Y	Y		Y	Y	Υ	VDD
ODIO (5V-tolerant open drain)	Υ		Y		Y	Υ	VDD
LFSSIO	Y			Y	Y		VBAT



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE										
								NRST	(Non-IOMUX 1) 0	ı											
2	3	4	4	38	14	6	NRST	WAKE	(Non-IOMUX 2) 0	ı	RESET										
								PA0	1	Ю											
								UART0_TX	2	0	_										
								I2C0_SDA	3	IOD	_										
								TIMA0_C0	4	Ю											
							PA0	TIMA_FAL1	5	I											
24	1	1	1	33	12	1	PINCM1	FCC_IN	6	I	ODIO (5V- tol)										
								0x40428000	TIMG8_C1	7	Ю	101)									
								TIMG12_C0	8	Ю											
								TIMG0_C0	9	Ю											
								BSLSDA	(Non-IOMUX 1) 0	IOD											
								WAKE	(Non-IOMUX 2) 0	1											
								PA1	1	Ю											
													UART0_RX	2	1						
											I2C0_SCL	3	IOD	1							
								TIMA0_C1	4	Ю											
				24	24	24	24	34	24	24	34	34	34				TIMA_FAL2	5	I		
1	2	2	2											34	34	34	34	34	34	34	13
'	2		2	34	13		2	2	2	2	2	2	2	PINCM2 0x40428004	TIMG8_C0	7	Ю	tol)			
									0.000	TIMG12_C1	8	Ю									
								TIMG0_C1	9	Ю											
								SPI0_CS3	10	Ю											
								BSLSCL	(Non-IOMUX 1) 0	IOD											
								WAKE	(Non-IOMUX 2) 0	I											
								PA2	1	Ю											
								TIMG8_C1	2	Ю											
								SPI0_CS0	3	Ю											
								TIMG5_C1	4	Ю											
								SPI1_CS0	5	Ю											
5	6	8	8	42	μο	10	PA2	TIMA0_C3N	6	0	SDIO										
			0	42	H9 1	10	PINCM7 0x40428018	TIMA0_C2N	7	0	(standard)										
						TIMA_FAL0	8	I													
							TIMA_FAL1	9	I												
																		UART4_CTS	10	I	
								TIMA0_C0	11	Ю											
								ROSC	(Non-IOMUX 1) 0	Α											



RGE	RHB	RGZ	PT	PM	ZXC	PN	PIN NAME/ IOMUX REG/	SIGNAL	IOMUX	SIGNAL	BUFFER			
PIN	PIN	PIN	PIN	PIN	PIN	PIN	IOMUX ADDR	NAME	PF	TYPE	TYPE			
								PA3	1	Ю				
								TIMG8_C0	2	Ю				
								SPI0_CS1	3	Ю				
								I2C1_SDA	4	IOD				
							PA3	TIMA0_C1	5	Ю				
6	7	9	9	43	18	11	PINCM8	COMP0_OUT	6	0	LFSSIO			
							0x4042801c	TIMG5_C0	7	Ю	(standard)			
								TIMA0_C2	8	Ю				
								UART2_CTS	9	I				
								UART1_TX	10	0				
								SPI0_CS3	11	Ю				
								LFXIN	(Non-IOMUX 1) 0	Α				
								PA4	1	Ю				
								TIMG8_C1	2	Ю				
								SPI0_POCI	3	Ю				
								I2C1_SCL	4	IOD				
							DA 4	TIMA0_C1N	5	0				
7	8	10	10	44	19	12	PA4	LFCLK_IN	6	I	LFSSIO			
•		10	10		15	12	PINCM9 0x40428020	TIMG5_C1	7	Ю	(standard)			
											TIMA0_C3	8	Ю	
								UART2_RTS	9	0				
								UART1_RX	10	I				
								SPI0_CS0	11	Ю	_			
								LFXOUT	(Non-IOMUX 1) 0	Α				
								PA5	1	Ю				
								TIMG8_C0	2	Ю				
								SPI0_PICO	3	Ю				
								I2C1_SDA	4	IOD				
								TIMG0_C0	5	Ю				
				4-			PA5	FCC_IN	6	ı	SDIO			
	9	11	11	45	G9	13	PINCM10 0x40428024	TIMG4_C0	7	Ю	(standard)			
							0.40420024	TIMA_FAL1	8	ı				
								UART0_CTS	9	ı				
								UART4_RTS	10	0				
								UART1_TX	11	0				
								HFXIN	(Non-IOMUX 1) 0	Α				
								PA6	1	Ю				
								TIMG8_C1	2	Ю	1			
								SPI0_SCK	3	Ю				
								I2C1_SCL	4	IOD	1			
								TIMG0_C1	5	Ю	1			
					_		PA6	HFCLK_IN	6	ı	SDIO			
	10	12	12	46	F9	14	PINCM11	TIMG4_C1	7	Ю	(standard)			
					0x40428028	TIMA_FAL0	8	I	1					
						UART0_RTS	9	0	1					
								TIMA0_C2N	10	0	-			
							I	UART1_RX	11		1			
	1	Ì	I	1	I	1	1	1	1	-	1			



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE															
								PA7	1	Ю																
								COMP0_OUT	2	0																
								CLK_OUT	3	0																
								TIMG8_C0	4	Ю																
								TIMA0_C2	5	Ю																
	44	40	40	40	00	47	PA7	TIMG8_IDX	6	_	LFSSIO															
	11	13	13	49	G8	17	PINCM14 0x40428034	TIMG5_C1	7	Ю	(standard)															
							0.000	TIMA0_C1	8	Ю																
								SPI0_CS2	9	Ю																
								FCC_IN	10	I																
								SPI0_POCI	11	Ю																
								TIO0	(Non-IOMUX 1) 0	I																
								PA8	1	Ю																
						E6 22							UART1_TX	2	0											
										SPI0_CS0	3	Ю														
												I2C0_SDA	4	IOD												
																			TIMA0_C0	5	Ю					
	12	16	16	54	E6		PA8 22 PINCM19	TIMA_FAL2	6	1	SDIO															
	12	10	10	34			0x40428048	TIMA_FAL0	7	1	(standard)															
																							SPI0_CS3	8	Ю	
								TIMG5_C1	9	Ю																
								HFCLK_IN	10	I																
								UART0_RTS	11	0																
								LCD0	(Non-IOMUX 1) 0	Α																
								PA9	1	Ю																
								UART1_RX	2	I																
								SPI0_PICO	3	Ю																
								I2C0_SCL	4	IOD																
							DAG	TIMA0_C0N	5	0																
8	13	17	17	55	E9	23	PA9	CLK_OUT	6	0	SDIO															
J	13 17 17 55 E9		PINCM20 0x4042804c	TIMA0_C1	7	Ю	(standard)																			
				RTC_OUT	8	0																				
										TIMG5_C0	9	Ю														
																		UART4_RTS	10	0						
								UART0_CTS	11	I																
								LCD1	(Non-IOMUX 1) 0	Α																



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/	SIGNAL NAME	IOMUX	SIGNAL TYPE	BUFFER TYPE					
							IOMUX ADDR									
								PA10	1	IO						
								UART0_TX	2	0						
								SPI0_POCI	3	10						
								I2C0_SDA	4	IOD						
								TIMA0_C2	5	IO						
							PA10	CLK_OUT	6	0	HDIO (high					
9	14	18	18	56	C9	28	PINCM25	TIMG0_C0	7	Ю	drive)					
							0x40428060	I2C1_SDA	8	IOD						
								TIMG12_C0	9	Ю						
								TIMA_FAL1	10	I						
								BSLTX	(Non-IOMUX 1) 0	0						
								WAKE	(Non-IOMUX 2) 0	I						
								LCD2	(Non-IOMUX 3) 0	Α						
								PA11	1	Ю						
									UART0_RX	2	I					
													SPI0_SCK	3	Ю	
											I2C0_SCL	4	IOD			
			TIMA0_C2N 5 O		0]										
				PA11	COMP0_OUT	6	0	HDIO (bigb								
10	15	19	19	57	D9	29	PINCM26	TIMG0_C1	7	Ю	HDIO (high drive)					
							0x40428064	I2C1_SCL	8	IOD						
								TIMG12_C1	9	Ю						
								TIMA_FAL0	10	Ι						
								BSLRX	(Non-IOMUX 1) 0	_						
								WAKE	(Non-IOMUX 2) 0	I						
								LCD3	(Non-IOMUX 3) 0	Α						
								PA12	1	Ю						
								UART3_CTS	2	I						
								SPI0_SCK	3	Ю						
								COMP0_OUT	4	0						
								TIMA0_C3	5	Ю						
								FCC_IN	6	_						
				_	5.5	١.,	PA12	TIMG0_C0	7	Ю	SDIO					
	16	27	27	5	D5	41	PINCM38 0x40428094	SPI1_CS1	8	Ю	(standard)					
							0A70720034	SPI0_CS1	9	Ю	1					
					UART2_CTS	10	I	1								
					UART1_CTS	11	I	1								
				LCD11	(Non-IOMUX 1) 0	Α	1									
								R33	(Non-IOMUX 2) 0	Α						
								A_18	(Non-IOMUX 3) 0	Α						



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE			
								PA13	1	Ю				
								UART3_RTS	2	0				
								SPI0_POCI	3	Ю				
								UART3_RX	4	I				
								TIMA0_C3N	5	0				
								RTC_OUT	6	0				
							PA13	TIMG0_C1	7	Ю				
	17	28	28	6	B5	42	PINCM39	SPI1_CS0	8	Ю	SDIO (standard)			
							0x40428098	SPI0_CS3	9	Ю	(Standard)			
								UART2_TX	10	0				
								UART1_RTS	11	0				
								LCD12	(Non-IOMUX 1) 0	Α				
								LCDCAP0	(Non-IOMUX 2) 0	Α				
								A_17	(Non-IOMUX 3) 0	Α				
								COMP0_IN2-	(Non-IOMUX 4) 0	Α				
								PA14	1	IO				
								UART0_CTS	2	1				
												SPI0_PICO	3	IO
							UART3_TX	4	0					
					TIMG12_C0	5	IO							
								CLK_OUT	6	0				
							PA14	TIMG12_C1	7	IO	SDIO			
	18	29	29	7	A5	43	PINCM40	SPI1_CS2	8	IO	(standard)			
							0x4042809c	SPI0_CS2	9	IO				
									UART2_RX	10	1			
								LCD13	(Non-IOMUX 1) 0	Α				
								LCDCAP1	(Non-IOMUX 2) 0	Α				
								A_16	(Non-IOMUX 3) 0	Α				
								COMP0_IN2+	(Non-IOMUX 4) 0	Α				
								PA15	1	IO				
								UART0_RTS	2	0				
								SPI1_CS2	3	IO	1			
								I2C1_SCL	4	IOD	1			
								TIMA0_C2	5	IO				
							PA15	I2C2_SCL	6	IOD	1			
11	19	30	30	8	A4	44	PINCM41	TIMG8_IDX	7	1	SDIO (standard)			
							0x404280a0	TIMG12_C0	8	IO	(standard)			
								LCDEN	9	Α	1			
								UART2_RTS	10	0	1			
								LCD14	(Non-IOMUX 1) 0	A	1			
								A_15	(Non-IOMUX 2) 0	Α	1			
								COMP0_IN3+	(Non-IOMUX 3) 0	A	1			



	1,0			Pin Attributes (ZXC, RGE, PM, PN, RHB, PT, RGZ Packages) (continued)														
RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	IOMUX REG/	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE							
								PA16	1	IO								
								COMP0_OUT	2	0								
								SPI1_POCI	3	Ю								
								I2C1_SDA	4	IOD								
								TIMA0_C2N	5	0								
12	20	31	31	0	D4	45	PA16	I2C2_SDA	6	IOD	SDIO							
12	20	31	31	9	B4	45	PINCM42 0x404280a4	FCC_IN	7	I	(standard)							
							0X10120001	TIMG12_C1	8	Ю								
								LCDSON	9	Ю								
								UART2_CTS	10	I								
								LCD15	(Non-IOMUX 1) 0	Α								
								A_14	(Non-IOMUX 2) 0	Α								
								PA17	1	Ю								
								UART1_TX	2	0								
								SPI1_SCK	3	Ю								
								I2C1_SCL	4	IOD								
								TIMA0_C3	5	Ю								
								TIMG5_C0	6	Ю								
40	04	20	20	40	D4	4 54	E4	54	54	54	5 /	PA17	TIMG8_C0	7	Ю	SDIO		
13	21	32	32	10	D4		PINCM49 0x404280c0	TIMG12_C0	8	Ю	(standard with wake)							
				0X40420000	SPI0_CS1	9	IO											
										LCDLFCLK	10	IO						
								WAKE	(Non-IOMUX 1) 0	I	_							
								LCD16	(Non-IOMUX 2) 0	Α								
											A_13	(Non-IOMUX 3) 0	Α					
															COMP0_IN1-	(Non-IOMUX 4) 0	Α	
								PA18	1	IO	+							
								UART1_RX	2	I								
								SPI1_PICO	3	Ю								
								I2C1_SDA	4	IOD								
								TIMA0_C3N	5	0								
								TIMG5_C1	6	Ю								
							PA18	TIMG8_C1	7	Ю	SDIO							
14	22	33	33	11	В3	55	PINCM50	TIMG12_C1	8	Ю	(standard							
							0x404280c4	SPI0_CS0	9	Ю	with wake)							
								LCDEN	10	Α								
								BSL_invoke	(Non-IOMUX 1) 0	I								
								WAKE	(Non-IOMUX 2) 0	I								
								LCD17	(Non-IOMUX 3) 0	Α								
								A_12	(Non-IOMUX 4) 0	Α								
	<u>L</u> _		<u></u>					COMP0_IN1+	(Non-IOMUX 5) 0	Α								
								PA19	1	Ю								
								SWDIO	2	Ю								
15	23	34	34	12	A3	EC	PA19	SPI1_POCI	3	Ю	SDIO							
15	23	34	34	12	A3	56	PINCM51 0x404280c8	I2C1_SDA	4	IOD	(standard)							
								TIMA0_C2	5	Ю								
								TIMG0_C0	6	IO								



							PIN NAME/									
RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	IOMUX REG/	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE					
								PA20	1	Ю						
								SWCLK	2	I						
16	24	25	25	12		F-7	PA20	SPI1_SCK	3	Ю	SDIO					
16	24	35	35	13	A2	57	PINCM52 0x404280cc	I2C1_SCL	4	IOD	(standard)					
							0.000	TIMA0_C2N	5	0						
								TIMG0_C1	6	Ю						
								PA21	1	Ю						
								UART2_TX	2	0						
									SPI0_CS3	3	Ю					
								UART1_CTS	4	Ι						
								TIMA0_C0	5	Ю						
							PA21	TIMG4_C0	6	Ю	0010					
17	25	39	39	17	E1	61	PINCM56 0x404280dc	SPI1_CS1	7	Ю	SDIO (standard)					
								UART2_CTS	8	-						
								UART4_RTS	9	0						
								TIMG8_C0	10	Ю						
								LCD21	(Non-IOMUX 1) 0	Α						
						A_8	(Non-IOMUX 2) 0	Α								
							VREF-	(Non-IOMUX 3) 0	Α							
													PA22	1	Ю	
					UART2_RX	2	Ι									
								SPI0_CS2	3	Ю						
												UART1_RTS	4	0		
								TIMA0_C0N	5	0						
18	26	40	40	18	B1	62	PA22	TIMG4_C1	6	Ю	SDIO					
10	20	40	40	10	61	02	PINCM57 0x404280e0	TIMA0_C1	7	Ю	(standard)					
								CLK_OUT	8	0						
								I2C0_SCL	9	IOD						
								TIMG8_C1	10	Ю						
								LCD22	(Non-IOMUX 1) 0	Α						
								A_7	(Non-IOMUX 2) 0	Α						
								PA23	1	Ю						
								UART2_TX	2	0						
								SPI0_CS3	3	Ю						
								I2C2_SCL	4	IOD						
							DAGG	TIMA0_C3	5	Ю						
19	19 27 43 43 24	24	F1	72	PA23	TIMG8_C0	6	Ю	SDIO							
19		''	'2	PINCM67 0x40428108	TIMG5_C0	7	Ю	(standard)								
					UART3_CTS	8	I									
				H	TIMG0_C0	9	Ю									
							5	SPI1_CS1	10	Ю						
								LCD25	(Non-IOMUX 1) 0	Α						
								VREF+	(Non-IOMUX 2) 0	Α						



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE									
								PA24	1	Ю										
								UART2_RX	2	1										
								SPI0_CS2	3	Ю										
								I2C2_SDA	4	IOD	-									
								TIMA0_C3N	5	0	-									
20	28	44	44	25	F4	73	PA24	TIMG8_C1	6	Ю	SDIO									
20	20	44	44	25	Г 4	//3	PINCM68 0x4042810c	TIMG5_C1	7	Ю	(standard)									
								UART3_RTS	8	0										
								TIMG0_C1	9	Ю										
								SPI1_CS2	10	Ю										
								LCD26	(Non-IOMUX 1) 0	Α										
								A_3	(Non-IOMUX 2) 0	Α										
								PA25	1	Ю										
								UART3_RX	2	I										
						SPI1_CS3	3	Ю												
	21 29 45 45 26					TIMG12_C1	4	Ю												
		45	45	45	45	45	45	45	45	45	45	45				D. 0.5	TIMA0_C3	5	Ю	
21													45	45	26	F2	74	PA25	TIMA0_C1N	6
21	23	45	45	20	F2	/-	PINCM69 0x40428110	COMP0_OUT	7	0	(standard)									
								UART2_CTS	8	-										
								UART3_TX	9	0										
								TIMG4_C0	10	Ю]									
								LCD27	(Non-IOMUX 1) 0	Α										
								A_2	(Non-IOMUX 2) 0	Α										
								PA26	1	Ю										
								UART3_TX	2	0										
								SPI1_CS0	3	Ю										
								TIMG8_C0	4	Ю										
								TIMA_FAL0	5	I										
							PA26	TIMA0_C3N	6	0	CDIO									
22	30	46	46	30	H2	78	PINCM73	TIMG5_C0	7	Ю	SDIO (standard)									
						0x40428120	UART2_RTS	8	0] ` ′										
							UART3_RX	9	I											
								TIMG4_C1	10	Ю										
						LCD28	(Non-IOMUX 1) 0	Α												
								A_1	(Non-IOMUX 2) 0	Α										
								COMP0_IN0+	(Non-IOMUX 3) 0	Α										



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
								PA27	1	Ю	
								UART3_RX	2	I	
								SPI1_CS1	3	IO	
								TIMG8_C1	4	IO	
								TIMA_FAL2	5	I	
		4-	4-				PA27	CLK_OUT	6	0	SDIO
	31	47	47	31	H1	79	PINCM74 0x40428124	TIMG5_C1	7	IO	(standard)
							0X40420124	RTC_OUT	8	0	
								COMP0_OUT	9	0	
								LCD29	(Non-IOMUX 1) 0	Α	
								A_0	(Non-IOMUX 2) 0	Α	
								COMP0_IN0-	(Non-IOMUX 3) 0	Α	
								PA28	1	Ю	
								UART0_TX	2	0	
								I2C0_SDA	3	IOD	
							PA28	TIMA0_C3	4	IO	
		3	3	35	H3	3	PINCM3	TIMA_FAL0	5	1	HDIO (high
							0x40428008	TIMG5_C0	6	IO	drive)
								TIMA0_C1	7	IO	
								WAKE	(Non-IOMUX 1) 0	ı	
								LCD30	(Non-IOMUX 2) 0	Α	
								PA29	1	IO	
								I2C1_SCL	2	IOD	
								UART2_RTS	3	0	
							PA29	TIMG8_C0	4	IO	
				36	H4	4	PINCM4	TIMG4_C0	5	IO	SDIO
							0x4042800c	I2C2_SCL	6	IOD	(standard)
								UART0_CTS	7	ı	
								SPI0_CS3	8	IO	_
								LCD31	(Non-IOMUX 1) 0	Α	
								PA30	1	IO	
								I2C1_SDA	2	IOD	
								UART2_CTS	3	ı	
							PA30	TIMG8_C1	4	IO	
				37	H5	5	PINCM5	TIMG4_C1	5	IO	SDIO
							0x40428010	I2C2_SDA	6	IOD	(standard)
								UART0_RTS	7	0	
								SPI0_CS2	8	IO	
								LCD32	(Non-IOMUX 1) 0	Α	1
								PB0	1	IO	
								UART0_TX	2	0	1
							PB0	SPI1_CS2	3	IO	1
				47	H6	15	PINCM12	I2C0_SCL	4	IOD	SDIO (standard)
							0x4042802c	TIMA0_C2	5	IO	(standard)
								TIMG0_C0	6	10	1
								SPI0_CS3	7	10	1



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
								PB1	1	Ю	
								UART0_RX	2	ı	
							PB1	SPI1_CS3	3	Ю	
				48	H7	16	PINCM13	I2C0_SDA	4	IOD	SDIO (standard)
							0x40428030	TIMA0_C2N	5	0	(Standard)
								TIMG0_C1	6	Ю	
								SPI0_CS2	7	Ю	
								PB2	1	Ю	
								UART3_TX	2	0	
								UART2_CTS	3	I	
								I2C1_SCL	4	IOD	
								TIMA0_C3	5	Ю	
		44	4.4	50	F0	40	PB2	UART1_CTS	6	I	LFSSIO
		14	14	50	F8	18	PINCM15 0x40428038	TIMG4_C0	7	Ю	(standard)
							0.0000	UART2_TX	8	0	
								TIMG12_C0	9	Ю	
								HFCLK_IN	10	I	
								SPI0_PICO	11	Ю	
								TIO1	(Non-IOMUX 1) 0	I	
								PB3	1	Ю	
								UART3_RX	2	I	
								UART2_RTS	3	0	
								I2C1_SDA	4	IOD	
								TIMA0_C3N	5	0	
		15	45	E1	F6	10	PB3	UART1_RTS	6	0	LFSSIO
		15	15	51	FO	19	PINCM16 0x4042803c	TIMG4_C1	7	Ю	(standard)
							0.00.0000	UART2_RX	8	I	
								TIMG12_C1	9	Ю	
								TIMA0_C0	10	Ю	
								SPI0_SCK	11	Ю	
								TIO2	(Non-IOMUX 1) 0	I	
								PB4	1	Ю	
								UART1_TX	2	0	
								UART3_CTS	3	I	
				52	H8	20	PB4	TIMA0_C1	4	Ю	SDIO
				52	110	20	PINCM17 0x40428040	TIMA0_C2	5	Ю	(standard)
								TIMG0_C0	6	Ю	
								TIMG4_C0	7	Ю	
								LCD33	(Non-IOMUX 1) 0	Α	
								PB5	1	Ю	
								UART1_RX	2	I	
							225	UART3_RTS	3	0	
				53	E8	21	PB5	TIMA0_C1N	4	0	SDIO
				33	_ ⊏0	21	PINCM18 0x40428044	TIMA0_C2N	5	0	(standard)
								TIMG0_C1	6	Ю	
								TIMG4_C1	7	Ю	
								LCD34	(Non-IOMUX 1) 0	Α	



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
								PB6	1	Ю	
								UART1_TX	2	0	
								SPI1_CS0	3	Ю	
								I2C2_SCL	4	IOD	
							PB6	TIMG8_C0	5	Ю	
		20	20	58	D8	30	PINCM27	UART2_CTS	6	I	SDIO (standard)
							0x40428068	TIMG4_C0	7	Ю	(otandard)
								TIMA_FAL2	8	I	
								SPI0_CS1	9	Ю	
								TIMG12_C0	10	Ю	
								LCD4	(Non-IOMUX 1) 0	Α	
								PB7	1	Ю	
								UART1_RX	2	1	
								SPI1_POCI	3	IO	
								I2C2_SDA	4	IOD	
							PB7	TIMG8_C1	5	Ю	
		21	21	59	C8	31	PINCM28	UART2_RTS	6	0	SDIO (standard)
							0x4042806c	TIMG4_C1	7	Ю	(Standard)
								LCDLFCLK	8	Ю	
								SPI0_CS2	9	IO	
								TIMG12_C1	10	IO	
								LCD5	(Non-IOMUX 1) 0	Α	
								PB8	1	IO	
								UART1_CTS	2	1	
								SPI1_PICO	3	IO	
							PB8	I2C2_SCL	4	IOD	
		22	22	60	B8	32	PINCM29	TIMA0_C0	5	IO	SDIO (standard)
							0x40428070	COMP0_OUT	6	0	_ (standard)
								TIMG4_C0	7	IO	
								LCDSON	8	IO	
								LCD6	(Non-IOMUX 1) 0	Α	
								PB9	1	IO	
								UART1_RTS	2	0	
								SPI1_SCK	3	IO	1
							PB9	I2C2_SDA	4	IOD	1
		23	23	61	D6	33	PINCM30	TIMA0_C0N	5	0	SDIO (standard)
							0x40428074	TIMA0_C1	6	IO	(standard)
								TIMG4_C1	7	IO	1
								LCDEN	8	Α	1
								LCD7	(Non-IOMUX 1) 0	Α	1
								PB10	1	IO	
								TIMG0_C0	2	IO	1
								TIMG8_C0	3	IO	1
							PB10	COMP0_OUT	4	0	SDIO
				62	B9	34	PINCM31	TIMG4_C0	5	IO	(standard)
							0x40428078	UART4_TX	6	0	1
								SPI1_CS3	7	IO	1
								LCD35	(Non-IOMUX 1) 0	Α	1



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
								PB11	1	Ю	
								TIMG0_C1	2	Ю	
								TIMG8_C1	3	Ю	
				63	A9	35		CLK_OUT	4	0	SDIO
				03	A9	35		TIMG4_C1	5	Ю	(standard)
								UART4_RX	6	Ι	
								SPI1_CS2	7	Ю	
								LCD36	(Non-IOMUX 1) 0	Α	
								PB12	1	Ю	
								UART3_TX	2	0	
								TIMA0_C2	3	Ю	
				64	A8	26		TIMA_FAL1	4	_	SDIO
				04	Ao	30		TIMA0_C1	5	Ю	(standard)
								UART4_CTS	6	I	
								SPI1_CS1	7	Ю	
								LCD37	(Non-IOMUX 1) 0	Α	
								PB13	1	Ю	
								UART3_RX	2	I	
								TIMA0_C3	3	Ю	
				_	A 7	27		TIMG12_C0	4	Ю	SDIO
				1	A/	31		TIMA0_C1N	5	0	(standard)
					A7 37		0X 10 12000 1	0			
								SPI1_CS0	7	Ю	-
								LCD38	(Non-IOMUX 1) 0	Α	
								PB14	1	Ю	
								SPI1_CS3	2	Ю	
								SPI1_POCI	3	Ю	
								TIMG12_C1	4	Ю	
		0.4	0.4		D7	20		TIMA0_C0	5	Ю	SDIO
		24	24	2	B7	38		TIMG8_IDX	6	_	(standard)
							0X40420000	SPI0_CS3	7	Ю	
								LCD8	(Non-IOMUX 1) 0	Α	
								R13	(Non-IOMUX 2) 0	Α	
								A_21	(Non-IOMUX 3) 0	Α	1
								PB15	1	Ю	
								UART2_TX	2	0	1
								SPI1_PICO	3	Ю	1
						DX40428076				1	
		25	0.5		3 A6	TIMA0_C3			Ю	SDIO	
		25	25	25 3 A6	Pin Dimux Addr Pin Pin			Ю	SDIO (standard)		
					Pin IOMUX ADDR		IOD				
								LCD9	(Non-IOMUX 1) 0	Α	1
								R24	(Non-IOMUX 2) 0	Α	1
								A_20	(Non-IOMUX 3) 0	Α	1



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
								PB16	1	Ю	
								UART2_RX	2	1	
								SPI1_SCK	3	Ю	
								UART3_RTS	4	0	
		26	26	4	B6	40	PB16	TIMG8_C1	5	Ю	SDIO
		20	20	4	60	40	PINCM37 0x40428090	TIMG5_C1	6	Ю	(standard)
								I2C2_SDA	7	IOD	
								LCD10	(Non-IOMUX 1) 0	Α	
								R23	(Non-IOMUX 2) 0	Α	
								A_19	(Non-IOMUX 3) 0	Α	
								PB17	1	Ю	
								UART2_TX	2	0	
								SPI0_PICO	3	Ю	
								I2C0_SCL	4	IOD	
								TIMA0_C2	5	Ю	
		36	36	14	B2	58	PB17	TIMG0_C0	6	Ю	SDIO
		30	30	14	B2	56	PINCM53 0x404280d0	SPI1_CS1	7	Ю	(standard)
							0.0000	UART4_TX	8	0	
								TIMG4_C0	9	Ю	
								LCDSON	10	Ю	1
								LCD18	(Non-IOMUX 1) 0	Α	1
								A_11	(Non-IOMUX 2) 0	Α	1
								PB18	1	Ю	
								UART2_RX	2	1	1
								SPI0_SCK	3	Ю	1
								I2C0_SDA	4	IOD	
								TIMA0_C2N	5	0	
		0.7	0.7	45	00	50	PB18	TIMG0_C1	6	Ю	SDIO
		37	37	15	C2	59	PINCM54 0x404280d4	SPI1_CS2	7	Ю	(standard)
							0,40420004	UART4_RX	8	1	
								TIMG4_C1	9	Ю	
								LCDLFCLK	10	Ю	
								LCD19	(Non-IOMUX 1) 0	Α	
								A_10	(Non-IOMUX 2) 0	Α	1
								PB19	1	Ю	
								COMP0_OUT	2	0	1
								SPI0_POCI	3	Ю	1
								TIMG8_C1	4	Ю	1
								UART0_CTS	5	1	1
		20	20	10		60	PB19	TIMG5_C1	6	Ю	SDIO
		38	38	16	E4	60	PINCM55 0x404280d8	TIMG8_IDX	7	1	(standard)
							0.70720000	UART2_CTS	8	1	1
								UART4_CTS	9	1	1
								SPI1_CS3	10	Ю	1
								LCD20	(Non-IOMUX 1) 0	Α	1
								A_9	(Non-IOMUX 2) 0	Α	



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
								PB20	1	IO	
								SPI0_CS2	2	IO	1
								SPI1_CS0	3	Ю	
								TIMG12_C0	4	Ю	
							PB20	TIMA0_C2	5	Ю	
		41	41	19	C1	67	PINCM62	TIMA_FAL1	6	I	SDIO (standard)
							0x404280f4	TIMA0_C1	7	Ю	(Standard)
								UART2_RTS	8	0	
								I2C0_SDA	9	IOD	
								LCD23	(Non-IOMUX 1) 0	Α	
								A_6	(Non-IOMUX 2) 0	Α	
								PB21	1	Ю	
								UART4_TX	2	0	
								SPI1_POCI	3	Ю	
				20	D1	68	PB21	I2C0_SCL	4	IOD	SDIO
				20	01	00	PINCM63 0x404280f8	TIMG8_C0	5	Ю	(standard)
								UART1_TX	6	0	
								LCD39	(Non-IOMUX 1) 0	Α	
								A_25	(Non-IOMUX 2) 0	Α	
								PB22	1	Ю	
								UART4_RX	2	I	
								SPI1_PICO	3	Ю	
				21	D2	69	PB22	I2C0_SDA	4	IOD	SDIO
				21	02	09	PINCM64 0x404280fc	TIMG8_C1	5	Ю	(standard)
								UART1_RX	6	I	
								LCD40	(Non-IOMUX 1) 0	Α	
								A_24	(Non-IOMUX 2) 0	Α	
								PB23	1	Ю	
							DD00	UART1_CTS	2	1	
				22	A1	70	PB23 PINCM65	SPI1_SCK	3	Ю	SDIO
					///	/ 0	0x40428100	TIMA_FAL0	4	I	(standard)
								COMP0_OUT	5	0	
								LCD41	(Non-IOMUX 1) 0	Α	
								PB24	1	Ю	
								SPI0_CS3	2	Ю	
								SPI0_CS1	3	Ю	
							PB24	TIMG12_C1	4	Ю]
		42	42	23	E2	71	PINCM66	TIMA0_C3	5	Ю	SDIO
					_ _		0x40428104	TIMA0_C1N	6	0	(standard)
								SPI1_CS1	7	Ю	
								UART2_RTS	8	0]
								LCD24	(Non-IOMUX 1) 0	Α]
								A_5	(Non-IOMUX 2) 0	Α	



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	ICKages) (Contil	SIGNAL TYPE	BUFFER TYPE
								PB25	1	Ю	
								UART0_CTS	2	1	
								SPI0 CS0	3	Ю	
								TIMA_FAL0	4	ı	
							PB25	TIMA_FAL1	5	1	SDIO
				27	F5	75	PINCM70 0x40428114	TIMA_FAL2	6	1	(standard)
							0340426114	COMP0_OUT	7	0	
								FCC_IN	8	ı	
								LCD42	(Non-IOMUX 1) 0	Α	
								A_4	(Non-IOMUX 2) 0	Α	
								PB26	1	Ю	
								UART0_RTS	2	0	
								SPI0_CS1	3	Ю	
								TIMA0_C0	4	Ю	
							PB26	TIMA0_C3	5	Ю	SDIO
				28	G2	76	PINCM71 0x40428118	TIMG4_C0	6	Ю	(standard)
							0,40420110	COMP0_OUT	7	0	
								FCC_IN	8	I	
								LCD43	(Non-IOMUX 1) 0	Α	
								A_23	(Non-IOMUX 2) 0	Α	
								PB27	1	Ю	
								COMP0_OUT	2	0	
								SPI1_CS1	3	Ю	
				00	04	77	PB27	TIMA0_C0N	4	0	SDIO
				29	G1	77	PINCM72 0x4042811c	TIMA0_C3N	5	0	(standard)
							0X 10 120 110	TIMG4_C1	6	Ю	
								LCD44	(Non-IOMUX 1) 0	Α	
								A_22	(Non-IOMUX 2) 0	Α	
								PB28	1	Ю	
								I2C2_SCL	2	IOD	
							PB28	SPI1_CS0	3	Ю	
						24	PINCM21	TIMA_FAL0	4	I	SDIO (standard)
							0x40428050	TIMA0_C0	5	Ю	(514114414)
								TIMG0_C0	6	Ю	
								LCD45	(Non-IOMUX 1) 0	Α	
								PB29	1	Ю	
								I2C2_SDA	2	IOD	
							PB29	SPI1_POCI	3	Ю	05:5
						25	PINCM22	TIMA_FAL1	4	I	SDIO (standard)
							0x40428054	TIMA0_C0N	5	0	
								TIMG0_C1	6	Ю	
								LCD46	(Non-IOMUX 1) 0	Α	



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
								PB30	1	Ю	
								UART1_CTS	2	I	
							PB30	SPI1_PICO	3	Ю	0010
						26	PINCM23	TIMA_FAL2	4	1	SDIO (standard)
							0x40428058	TIMA0_C1	5	Ю	
								TIMG4_C0	6	Ю	
								LCD47	(Non-IOMUX 1) 0	Α	
								PB31	1	Ю	
								UART1_RTS	2	0	
							PB31	SPI1_SCK	3	Ю	CDIO
						27	PINCM24	TIMG8_IDX	4	I	SDIO (standard)
							0x4042805c	TIMA0_C1N	5	0	
								TIMG4_C1	6	Ю	
								LCD48	(Non-IOMUX 1) 0	Α	
								PC0	1	Ю	
								UART1_TX	2	0	
						46	PC0	SPI1_CS3	3	Ю	SDIO
						40	PINCM43 0x404280a8	TIMG8_C0	4	Ю	(standard)
								TIMA0_C2	5	Ю	
								LCD49	(Non-IOMUX 1) 0	Α	
								PC1	1	Ю	
								UART1_RX	2	I	
						47	PC1	SPI1_CS2	3	Ю	SDIO
						47	PINCM44 0x404280ac	TIMG8_C1	4	Ю	(standard)
							0.40420000	TIMA0_C2N	5	0	
								LCD50	(Non-IOMUX 1) 0	Α	
								PC2	1	Ю	
								I2C2_SCL	2	IOD	
							PC2	SPI1_CS0	3	Ю	
						50	PINCM45	TIMA_FAL0	4	ı	SDIO (standard)
							0x404280b0	TIMA0_C0	5	Ю	(Staridard)
								TIMG0_C0	6	Ю	
								LCD51	(Non-IOMUX 1) 0	Α	
								PC3	1	Ю	
								I2C2_SDA	2	IOD	
							PC3	SPI1_CS1	3	Ю	
						51	PINCM46	TIMA_FAL1	4	I	SDIO (standard)
							0x404280b4	TIMA0_C0N	5	0	(Standard)
								TIMG0_C1	6	Ю	
								LCD52	(Non-IOMUX 1) 0	Α	1
								PC4	1	Ю	
								UART3_CTS	2	I	1
							PC4	SPI1_CS2	3	Ю	1
						52	PINCM47	TIMA_FAL2	4		SDIO (standard)
							0x404280b8	TIMA0_C1	5	IO	(standard)
								TIMG4_C0	6	IO	1
								LCD53	(Non-IOMUX 1) 0	A	+



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
								PC5	1	Ю	
								UART3_RTS	2	0	
							PC5	SPI1_CS3	3	Ю	
						53	PINCM48	TIMG8_IDX	4	1	SDIO (standard)
							0x404280bc	TIMA0_C1N	5	0	(otanidara)
								TIMG4_C1	6	Ю	
								LCD54	(Non-IOMUX 1) 0	Α	
								PC6	1	Ю	
								UART3_TX	2	0	
						63	PC6	SPI0_CS1	3	Ю	SDIO
						03	PINCM58 0x404280e4	TIMG8_C0	4	Ю	(standard)
								TIMA0_C0	5	Ю	
								LCD55	(Non-IOMUX 1) 0	Α	
								PC7	1	Ю	
							207	UART3_RX	2	-	
						64	PC7	SPI0_CS0	3	Ю	SDIO
						04	PINCM59 0x404280e8	TIMG8_C1	4	Ю	(standard)
								TIMA0_C0N	5	0	
								LCD56	(Non-IOMUX 1) 0	Α	
								PC8	1	Ю	
							B00	UART3_CTS	2	I	
						65	PC8 PINCM60	SPI1_CS2	3	Ю	SDIO
						00	0x404280ec	TIMG5_C0	4	Ю	(standard)
								TIMA0_C1	5	Ю	
								LCD57	(Non-IOMUX 1) 0	Α	
								PC9	1	Ю	
							DOO	UART3_RTS	2	0	
						66	PC9 PINCM61	SPI1_CS1	3	Ю	SDIO
						00	0x404280f0	TIMG5_C1	4	Ю	(standard)
								TIMA0_C1N	5	0	
								LCD58	(Non-IOMUX 1) 0	Α	
3	4	5	5	39	15	7	VBAT	VBAT	(Non-IOMUX 1) 0	PWR	PWR
23	32	48	48	32	I1	80	VCORE	VCORE	(Non-IOMUX 1) 0	PWR	PWR
3	4	6	6	40	16	8	VDD	VDD	(Non-IOMUX 1) 0	PWR	PWR
						49	VDD2	VDD2	(Non-IOMUX 1) 0	PWR	PWR
4	5	7	7	41	17	9	VSS	VSS	(Non-IOMUX 1) 0	PWR	PWR
						48	VSS2	VSS2	(Non-IOMUX 1) 0	PWR	PWR

6.3 Signal Descriptions

Many MSPM0 signals are made available on multiple device pins. The following list describes the column headers:

- 1. **SIGNAL NAME**: The name of the signal which can be connected to one of the specified pins.
- 2. **PIN TYPE**: The signal direction and signal type:
 - I = Input
 - O = Output
 - IO = Input, output, or simultaneous input and output
 - ID = Input with open-drain behavior



- OD = Output with open-drain behavior
- IOD = Input, output, or simultaneous input and output with open-drain behavior
- A = Analog
- PWR = Power function
- 3. **DESCRIPTION**: A description of the signal.
- 4. **PIN**: Associated pin number.

For additional information on the pin multiplexing scheme, refer to the IOMUX chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

Note

The IOMUX only supports connecting one IOMUX-managed digital function to the pin at the same time. However, non-IOMUX managed signals (such as analog inputs and WAKE inputs) can be enabled on a pin at the same time that an IOMUX managed digital function is enabled on the pin. In this case, the designer must verify that no contention exists between the functions enabled on each pin.

Table 6-3. Analog to Digital Converter (ADC) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	PN PIN
A_0	Α	ADC analog input channel 0		31	47	47	31	79
A_1	А	ADC analog input channel 1	22	30	46	46	30	78
A_2	Α	ADC analog input channel 2	21	29	45	45	26	74
A_3	А	ADC analog input channel 3	20	28	44	44	25	73
A_4	Α	ADC analog input channel 4					27	75
A_5	Α	ADC analog input channel 5			42	42	23	71
A_6	Α	ADC analog input channel 6			41	41	19	67
A_7	Α	ADC analog input channel 7	18	26	40	40	18	62
A_8	А	ADC analog input channel 8	17	25	39	39	17	61
A_9	Α	ADC analog input channel 9			38	38	16	60
A_10	Α	ADC analog input channel 10			37	37	15	59
A_11	А	ADC analog input channel 11			36	36	14	58
A_12	Α	ADC analog input channel 12	14	22	33	33	11	55
A_13	Α	ADC analog input channel 13	13	21	32	32	10	54
A_14	Α	ADC analog input channel 14	12	20	31	31	9	45
A_15	Α	ADC analog input channel 15	11	19	30	30	8	44
A_16	Α	ADC analog input channel 16		18	29	29	7	43
A_17	Α	ADC analog input channel 17		17	28	28	6	42
A_18	Α	ADC analog input channel 18		16	27	27	5	41
A_19	Α	ADC analog input channel 19			26	26	4	40
A_20	Α	ADC analog input channel 20			25	25	3	39
A_21	Α	ADC analog input channel 21			24	24	2	38
A_22	Α	ADC analog input channel 22					29	77
A_23	Α	ADC analog input channel 23					28	76
A_24	Α	ADC analog input channel 24					21	69
A_25	Α	ADC analog input channel 25					20	68
A_28	Α		Internal VR	F Monito	r			
A_29	Α	Int	ernal Temp S	Sense Mor	nitor			
A_30	А		Internal VBA	AT Monito	•			



Table 6-3. Analog to Digital Converter (ADC) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	PN PIN
A_31	Α	Interna	Supply/E	attery Mo	nitor			

Table 6-4. Bootstrap Loader (BSL) Signal Descriptions

				: (= = = , =					
SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
BSLRX	I	BSL UART receive signal (RXD)	10	15	19	19	57	D9	29
BSLSCL	IOD	BSL I2C clock signal (SCL)	1	2	2	2	34	13	2
BSLSDA	IOD	BSL I2C data signal (SDA)	24	1	1	1	33	12	1
BSLTX	0	BSL UART transmit signal (TXD)	9	14	18	18	56	C9	28
BSL_invoke	I	BSL invoke signal (if BSL is enabled, must be HIGH during BOOTRST for a BSL entry, and LOW during BOOTRST to prevent BSL entry)	14	22	33	33	11	В3	55

Table 6-5. Clock Module (CKM) Signal Descriptions

	Table 6-5. Clock Module (CKM) Signal Descriptions											
SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	PN PIN				
CLK_OUT	0	CLK_OUT digital clock output from the PMCU	13, 14	11, 13, 14, 18, 26, 31								
FCC_IN	I	Frequency clock counter (FCC) input signal	1, 20	1, 11, 16, 20, 9								
HFCLK_IN	I	High frequency clock digital clock input signal		10, 12	10, 12	10, 12	10, 12	10, 12				
HFXIN	А	High frequency crystal oscillator (HFXT) signal		9	9	9	9	9				
HFXOUT	А	High frequency crystal oscillator (HFXT) signal		10	10	10	10	10				
LFCLK_IN	I	Low frequency clock digital clock input signal	8	8	8	8	8	8				
LFXIN	А	Low frequency crystal oscillator (LFXT) signal	7	7	7	7	7	7				
LFXOUT	А	Low frequency crystal oscillator (LFXT) signal	8	8	8	8	8	8				
ROSC	А	SYSOSC frequency correction loop (FCL) external resistor signal	6	6	6	6	6	6				

Table 6-6. Comparator (COMP) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	PN PIN
COMP0_OUT	0	COMP0 digital output signal	15, 20, 7	11, 15, 16, 20, 29, 31, 7				
COMP0_IN0+	Α	COMP0 non-inverting input channel 0		30	30	30	30	30
COMP0_IN0-	Α	COMP0 inverting input channel 0		31	31	31	31	31



Table 6-6. Comparator (COMP) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	PN PIN			
COMP0_IN1+	Α	COMP0 non-inverting input channel 1	22	22	22	22	22	22			
COMP0_IN1-	Α	COMP0 inverting input channel 1	21	21	21	21	21	21			
COMP0_IN2+	Α	COMP0 non-inverting input channel 2		18	18	18	18	18			
COMP0_IN2-	Α	COMP0 inverting input channel 2		17	17	17	17	17			
COMP0_IN3+	Α	COMP0 non-inverting input channel 3	19	19	19	19	19	19			

Table 6-7. General Purpose Input Output Module Signal Descriptions

	Table 6-7. General Purpose Input Output Module Signal Descriptions											
SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN			
PA0	Ю	GPIO port A input/output 0	24	1	1	1	33	12	1			
PA1	Ю	GPIO port A input/output 1	1	2	2	2	34	13	2			
PA2	Ю	GPIO port A input/output 2	5	6	8	8	42	H9	10			
PA3	Ю	GPIO port A input/output 3	6	7	9	9	43	18	11			
PA4	10	GPIO port A input/output 4	7	8	10	10	44	19	12			
PA5	Ю	GPIO port A input/output 5		9	11	11	45	G9	13			
PA6	Ю	GPIO port A input/output 6		10	12	12	46	F9	14			
PA7	Ю	GPIO port A input/output 7		11	13	13	49	G8	17			
PA8	Ю	GPIO port A input/output 8		12	16	16	54	E6	22			
PA9	Ю	GPIO port A input/output 9	8	13	17	17	55	E9	23			
PA10	Ю	GPIO port A input/output 10	9	14	18	18	56	C9	28			
PA11	Ю	GPIO port A input/output 11	10	15	19	19	57	D9	29			
PA12	Ю	GPIO port A input/output 12		16	27	27	5	D5	41			
PA13	Ю	GPIO port A input/output 13		17	28	28	6	B5	42			
PA14	Ю	GPIO port A input/output 14		18	29	29	7	A5	43			
PA15	Ю	GPIO port A input/output 15	11	19	30	30	8	A4	44			
PA16	Ю	GPIO port A input/output 16	12	20	31	31	9	B4	45			
PA17	Ю	GPIO port A input/output 17	13	21	32	32	10	D4	54			
PA18	Ю	GPIO port A input/output 18	14	22	33	33	11	В3	55			
PA19	Ю	GPIO port A input/output 19	15	23	34	34	12	A3	56			
PA20	Ю	GPIO port A input/output 20	16	24	35	35	13	A2	57			
PA21	Ю	GPIO port A input/output 21	17	25	39	39	17	E1	61			
PA22	Ю	GPIO port A input/output 22	18	26	40	40	18	B1	62			
PA23	Ю	GPIO port A input/output 23	19	27	43	43	24	F1	72			
PA24	Ю	GPIO port A input/output 24	20	28	44	44	25	F4	73			
PA25	Ю	GPIO port A input/output 25	21	29	45	45	26	F2	74			
PA26	Ю	GPIO port A input/output 26	22	30	46	46	30	H2	78			
PA27	Ю	GPIO port A input/output 27		31	47	47	31	H1	79			
PA28	Ю	GPIO port A input/output 28			3	3	35	H3	3			
PA29	Ю	GPIO port A input/output 29					36	H4	4			
PA30	Ю	GPIO port A input/output 30					37	H5	5			
PB0	Ю	GPIO port B input/output 0					47	H6	15			
PB1	Ю	GPIO port B input/output 1					48	H7	16			
PB2	Ю	GPIO port B input/output 2			14	14	50	F8	18			
PB3	Ю	GPIO port B input/output 3			15	15	51	F6	19			



Table 6-7. General Purpose Input Output Module Signal Descriptions (continued)

		General Purpose inpl	- Catput	Modulo	Uigiiai B	- The state of the	10 (001101	ilaca,	
SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
PB4	Ю	GPIO port B input/output 4					52	H8	20
PB5	Ю	GPIO port B input/output 5					53	E8	21
PB6	Ю	GPIO port B input/output 6			20	20	58	D8	30
PB7	Ю	GPIO port B input/output 7			21	21	59	C8	31
PB8	Ю	GPIO port B input/output 8			22	22	60	B8	32
PB9	Ю	GPIO port B input/output 9			23	23	61	D6	33
PB10	Ю	GPIO port B input/output 10					62	В9	34
PB11	Ю	GPIO port B input/output 11					63	A9	35
PB12	Ю	GPIO port B input/output 12					64	A8	36
PB13	Ю	GPIO port B input/output 13					1	A7	37
PB14	10	GPIO port B input/output 14			24	24	2	B7	38
PB15	10	GPIO port B input/output 15			25	25	3	A6	39
PB16	10	GPIO port B input/output 16			26	26	4	B6	40
PB17	Ю	GPIO port B input/output 17			36	36	14	B2	58
PB18	Ю	GPIO port B input/output 18			37	37	15	C2	59
PB19	Ю	GPIO port B input/output 19			38	38	16	E4	60
PB20	Ю	GPIO port B input/output 20			41	41	19	C1	67
PB21	10	GPIO port B input/output 21					20	D1	68
PB22	10	GPIO port B input/output 22					21	D2	69
PB23	Ю	GPIO port B input/output 23					22	A1	70
PB24	10	GPIO port B input/output 24			42	42	23	E2	71
PB25	Ю	GPIO port B input/output 25					27	F5	75
PB26	Ю	GPIO port B input/output 26					28	G2	76
PB27	Ю	GPIO port B input/output 27					29	G1	77
PB28	Ю	GPIO port B input/output 28							24
PB29	10	GPIO port B input/output 29							25
PB30	10	GPIO port B input/output 30							26
PB31	10	GPIO port B input/output 31							27
PC0	Ю	GPIO port C input/output 0							46
PC1	Ю	GPIO port C input/output 1							47
PC2	Ю	GPIO port C input/output 2							50
PC3	Ю	GPIO port C input/output 3							51
PC4	10	GPIO port C input/output 4							52
PC5	Ю	GPIO port C input/output 5							53
PC6	Ю	GPIO port C input/output 6							63
PC7	Ю	GPIO port C input/output 7							64
PC8	Ю	GPIO port C input/output 8							65
PC9	Ю	GPIO port C input/output 9							66



Table 6-8. I2C Signal Descriptions

SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
I2C0_SCL	IOD	I2C0 serial clock signal (SCL)	1, 10, 18, 8	13, 15, 2, 26	17, 19, 2, 36, 40	17, 19, 2, 36, 40	14, 18, 20, 34, 47, 55, 57	B1, B2, D1, D9, E9, H6, I3	15, 2, 23, 29, 58, 62, 68
12C0_SDA	IOD	I2C0 serial data signal (SDA)	24, 9	1, 12, 14	1, 16, 18, 3, 37, 41	1, 16, 18, 3, 37, 41	15, 19, 21, 33, 35, 48, 54, 56	C1, C2, C9, D2, E6, H3, H7, I2	1, 16, 22, 28, 3, 59, 67, 69
12C1_SCL	IOD	I2C1 serial clock signal (SCL)	10, 11, 13, 16, 7	10, 15, 19, 21, 24, 8	10, 12, 14, 19, 30, 32, 35	10, 12, 14, 19, 30, 32, 35	10, 13, 36, 44, 46, 50, 57, 8	A2, A4, D4, D9, F8, F9, H4, I9	12, 14, 18, 29, 4, 44, 54, 57
I2C1_SDA	IOD	I2C1 serial data signal (SDA)	12, 14, 15, 6, 9	14, 20, 22, 23, 7, 9	11, 15, 18, 31, 33, 34, 9	11, 15, 18, 31, 33, 34, 9	11, 12, 37, 43, 45, 51, 56, 9	A3, B3, B4, C9, F6, G9, H5, I8	11, 13, 19, 28, 45, 5, 55, 56
I2C2_SCL	IOD	I2C2 serial clock signal (SCL)	11, 19	19, 27	20, 22, 25, 30, 43	20, 22, 25, 30, 43	24, 3, 36, 58, 60, 8	A4, A6, B8, D8, F1, H4	24, 30, 32, 39, 4, 44, 50, 72
I2C2_SDA	IOD	I2C2 serial data signal (SDA)	12, 20	20, 28	21, 23, 26, 31, 44	21, 23, 26, 31, 44	25, 37, 4, 59, 61, 9	B4, B6, C8, D6, F4, H5	25, 31, 33, 40, 45, 5, 51, 73

Table 6-9. IOMUX Signal Descriptions

SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
WAKE	ı	Input signal to wake the device from SHUTDOWN mode	1 ' ' '			1, 18, 19, 2, 3, 32, 33, 4	10, 11, 33, 34, 35, 38, 56, 57	B3, C9, D4, D9, H3, I2, I3, I4	1, 2, 28, 29, 3, 54, 55, 6

Table 6-10. Liquid Crystal Display (LCD) Signal Descriptions

	Table & Tot Eldara Grystal Bioplay (200) Gigital Boostiphionic											
SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	PN PIN				
LCD0	Α	LCD segment 0			16	16	54	22				
LCD1	Α	LCD segment 1			17	17	55	23				
LCD2	Α	LCD segment 2			18	18	56	28				
LCD3	Α	LCD segment 3			19	19	57	29				
LCD4	Α	LCD segment 4			20	20	58	30				
LCD5	Α	LCD segment 5			21	21	59	31				
LCD6	Α	LCD segment 6			22	22	60	32				
LCD7	Α	LCD segment 7			23	23	61	33				
LCD8	Α	LCD segment 8			24	24	2	38				
LCD9	Α	LCD segment 9			25	25	3	39				
LCD10	Α	LCD segment 10			26	26	4	40				
LCD11	Α	LCD segment 11			27	27	5	41				
LCD12	Α	LCD segment 12			28	28	6	42				
LCD13	Α	LCD segment 13			29	29	7	43				
LCD14	Α	LCD segment 14			30	30	8	44				
LCD15	А	LCD segment 15			31	31	9	45				



www.ti.com

Table 6-10. Liquid Crystal Display (LCD) Signal Descriptions (continued)

:	SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE	RHB PIN	RGZ PIN	PT PIN	PM PIN	PN PIN
LCD16		A	LCD segment 16			32	32	10	54
LCD17		Α	LCD segment 17			33	33	11	55
LCD18		Α	LCD segment 18			36	36	14	58
LCD19		Α	LCD segment 19			37	37	15	59
LCD20		Α	LCD segment 20			38	38	16	60
LCD21		А	LCD segment 21			39	39	17	61
LCD22		Α	LCD segment 22			40	40	18	62
LCD23		А	LCD segment 23			41	41	19	67
LCD24		Α	LCD segment 24			42	42	23	71
LCD25		А	LCD segment 25			43	43	24	72
LCD26		Α	LCD segment 26			44	44	25	73
LCD27		А	LCD segment 27			45	45	26	74
LCD28		Α	LCD segment 28			46	46	30	78
LCD29		А	LCD segment 29			47	47	31	79
LCD30		А	LCD segment 30			3	3	35	3
LCD31		Α	LCD segment 31					36	4
LCD32		А	LCD segment 32					37	5
LCD33		Α	LCD segment 33					52	20
LCD34		А	LCD segment 34					53	21
LCD35		А	LCD segment 35					62	34
LCD36		Α	LCD segment 36					63	35
LCD37		Α	LCD segment 37					64	36
LCD38		Α	LCD segment 38					1	37
LCD39		А	LCD segment 39					20	68
LCD40		А	LCD segment 40					21	69
LCD41		А	LCD segment 41					22	70
LCD42		Α	LCD segment 42					27	75
LCD43		Α	LCD segment 43					28	76
LCD44		Α	LCD segment 44					29	77
LCD45		Α	LCD segment 45						24
LCD46		А	LCD segment 46						25
LCD47		Α	LCD segment 47						26
LCD48		Α	LCD segment 48						27
LCD49		Α	LCD segment 49						46
LCD50		А	LCD segment 50						47
LCD51		А	LCD segment 51						50
LCD52		Α	LCD segment 52						51
LCD53		Α	LCD segment 53						52
LCD54		Α	LCD segment 54						53
LCD55		Α	LCD segment 55						63
LCD56		Α	LCD segment 56						64
LCD57		Α	LCD segment 57						65
LCD58		Α	LCD segment 58						66
LCDCAP	0	Α	LCD capacitor pin 0			28	28	6	42



Table 6-10. Liquid Crystal Display (LCD) Signal Descriptions (continued)

	rable of the Enquire or your property (200) original property (continuous)											
SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	PN PIN				
LCDCAP1	Α	LCD capacitor pin 1			29	29	7	43				
LCDEN	А	LCD enable signal			23, 30, 33	23, 30, 33	11, 61, 8	33, 44, 55				
LCDLFCLK	Ю	LCD LFCLK signal			21, 32, 37	21, 32, 37	10, 15, 59	31, 54, 59				
LCDSON	Ю	LCD SON signal			22, 31, 36	22, 31, 36	14, 60, 9	32, 45, 58				
R13	Α	LCD R13 signal			24	24	2	38				
R23	Α	LCD R23 signal			26	26	4	40				
R24	Α	LCD R24 signal			25	25	3	39				
R33	Α	LCD R33 signal			27	27	5	41				
		<u> </u>			+	_						

Table 6-11. Power Management Unit (PMU) Signal Descriptions

		iable e illi entel mail	9		-, - 3	-			
SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
VBAT	PW R	VBAT (backup island) supply	3	4	5	5	39	15	7
VCORE	PW R	VCORE capacitor connection	23	32	48	48	32	I1	80
VDD	PW R	VDD supply	3	4	6	6	40	16	8
VDD2	PW R	VDD2 supply							49
VSS	PW R	VSS (ground)	4	5	7	7	41	17	9
VSS2	PW R	VSS (ground)							48

Table 6-12. Real-time Clock (RTC) Signal Descriptions

SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
RTC_OUT	0	Real-time clock output signal	8	13, 17, 31	17, 28, 47	17, 28, 47	31, 55, 6	B5, E9, H1	23, 42, 79

Table 6-13. Serial Peripheral Interface (SPI) Signal Descriptions

SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
SPI0_PICO	Ю	SPI0 peripheral in controller out signal	8	13, 18, 9	11, 14, 17, 29, 36	11, 14, 17, 29, 36	14, 45, 50, 55, 7	A5, B2, E9, F8, G9	13, 18, 23, 43, 58
SPI0_POCI	Ю	SPI0 peripheral out controller in signal	7, 9	11, 14, 17, 8	10, 13, 18, 28, 38	10, 13, 18, 28, 38	16, 44, 49, 56, 6	B5, C9, E4, G8, I9	12, 17, 28, 42, 60
SPI0_SCK	Ю	SPI0 serial clock	10	10, 15, 16	12, 15, 19, 27, 37	12, 15, 19, 27, 37	15, 46, 5, 51, 57	C2, D5, D9, F6, F9	14, 19, 29, 41, 59
SPI1_PICO	Ю	SPI1 peripheral in controller out signal	14	22	22, 25, 33	22, 25, 33	11, 21, 3, 60	A6, B3, B8, D2	26, 32, 39, 55, 69

Table 6-13. Serial Peripheral Interface (SPI) Signal Descriptions (continued)

Та	ble 6	6-13. Serial Peripheral	(SPI) Signal Descriptions (continued)						
SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
SPI1_POCI	Ю	SPI1 peripheral out controller in signal	12, 15	20, 23	21, 24, 31, 34	21, 24, 31, 34	12, 2, 20, 59, 9	A3, B4, B7, C8, D1	25, 31, 38, 45, 56, 68
SPI1_SCK	Ю	SPI1 serial clock	13, 16	21, 24	23, 26, 32, 35	23, 26, 32, 35	10, 13, 22, 4, 61	A1, A2, B6, D4, D6	27, 33, 40, 54, 57, 70
SPI0_CS0	Ю	SPI0 chip select 0 signal	14, 5, 7	12, 22, 6, 8	10, 16, 33, 8	10, 16, 33, 8	11, 27, 42, 44, 54	B3, E6, F5, H9, I9	10, 12, 22, 55, 64, 75
SPI0_CS1	Ю	SPI0 chip select 1 signal	13, 6	16, 21, 7	20, 27, 32, 42, 9	20, 27, 32, 42, 9	10, 23, 28, 43, 5, 58	D4, D5, D8, E2, G2, I8	11, 30, 41, 54, 63, 71, 76
SPI0_CS2	Ю	SPI0 chip select 2 signal	18, 20	11, 18, 26, 28	13, 21, 29, 40, 41, 44	13, 21, 29, 40, 41, 44	18, 19, 25, 37, 48, 49, 59, 7	A5, B1, C1, C8, F4, G8, H5, H7	16, 17, 31, 43, 5, 62, 67, 73
SPI0_CS3	Ю	SPI0 chip select 3 signal	1, 17, 19, 6	12, 17, 2, 25, 27, 7	16, 2, 24, 28, 39, 42, 43, 9	16, 2, 24, 28, 39, 42, 43, 9	17, 2, 23, 24, 34, 36, 43, 47, 54, 6	B5, B7, E1, E2, E6, F1, H4, H6, I3, I8	11, 15, 2, 22, 38, 4, 42, 61, 71, 72
SPI1_CS0	Ю	SPI1 chip select 0 signal	22, 5	17, 30, 6	20, 28, 41, 46, 8	20, 28, 41, 46, 8	1, 19, 30, 42, 58, 6	A7, B5, C1, D8, H2, H9	10, 24, 30, 37, 42, 50, 67, 78
SPI1_CS1	Ю	SPI1 chip select 1 signal	17, 19	16, 25, 27, 31	27, 36, 39, 42, 43, 47	27, 36, 39, 42, 43, 47	14, 17, 23, 24, 29, 31, 5, 64	A8, B2, D5, E1, E2, F1, G1, H1	36, 41, 51, 58, 61, 66, 71, 72, 77, 79
SPI1_CS2	Ю	SPI1 chip select 2 signal	11, 20	18, 19, 28	29, 30, 37, 44	29, 30, 37, 44	15, 25, 47, 63, 7, 8	A4, A5, A9, C2, F4, H6	15, 35, 43, 44, 47, 52, 59, 65, 73
SPI1_CS3	Ю	SPI1 chip select 3 signal	21	29	24, 38, 45	24, 38, 45	16, 2, 26, 48, 62	B7, B9, E4, F2, H7	16, 34, 38, 46, 53, 60, 74

Table 6-14. Serial Wire Debug (SWD) Signal Descriptions

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1									
SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
SWCLK	ı	Serial wire debug interface clock input signal	16	24	35	35	13	A2	57
SWDIO	10	Serial wire debug interface data input/output signal	15	23	34	34	12	A3	56

Table 6-15. System Controller (SYSCTL) Signal Descriptions

SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
NRST	I	Active-low reset signal (must be logic high for the device to start)	2	3	4	4	38	14	6



Table 6-16. Tamper IO (TIO) Signal Descriptions

1445 0 10 1445 pt 10 (110) 0.9141 2000 pt 10 10										
SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	
TIO0	ı	Passive tamper detection signal 0		11	13	13	49	G8	17	
TIO1	ı	Passive tamper detection signal 1			14	14	50	F8	18	
TIO2	ı	Passive tamper detection signal 2			15	15	51	F6	19	

Table 6-17. Timer (TIMx) Signal Descriptions

Table 6-17. Timer (TIMX) Signal Descriptions										
SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	
TIMA0_C0	Ю	TIMA0 capture/compare 0 signal	17, 24, 5	1, 12, 25, 6	1, 15, 16, 22, 24, 39, 8	1, 15, 16, 22, 24, 39, 8	17, 2, 28, 33, 42, 51, 54, 60	B7, B8, E1, E6, F6, G2, H9, I2	1, 10, 19, 22, 24, 32, 38, 50, 61, 63, 76	
TIMA0_C1	Ю	TIMA0 capture/compare 1 signal	1, 18, 6, 8	11, 13, 2, 26, 7	13, 17, 2, 23, 3, 40, 41, 9	13, 17, 2, 23, 3, 40, 41, 9	18, 19, 34, 35, 43, 49, 52, 55, 61, 64	A8, B1, C1, D6, E9, G8, H3, H8, I3, I8	11, 17, 2, 20, 23, 26, 3, 33, 36, 52, 62, 65, 67	
TIMA0_C2	Ю	TIMA0 capture/compare 2 signal	11, 15, 6, 9	11, 14, 19, 23, 7	13, 18, 30, 34, 36, 41, 9	13, 18, 30, 34, 36, 41, 9	12, 14, 19, 43, 47, 49, 52, 56, 64, 8	A3, A4, A8, B2, C1, C9, G8, H6, H8, I8	11, 15, 17, 20, 28, 36, 44, 46, 56, 58, 67	
TIMA0_C3	Ю	TIMA0 capture/compare 3 signal	13, 19, 21, 7	16, 21, 27, 29, 8	10, 14, 27, 3, 32, 42, 43, 45	10, 14, 27, 3, 32, 42, 43, 45	1, 10, 23, 24, 26, 28, 35, 44, 5, 50	A7, D4, D5, E2, F1, F2, F8, G2, H3, I9	12, 18, 3, 37, 41, 54, 71, 72, 74, 76	
TIMA0_C0N	0	TIMA0 capture/compare 0 complementary output	18, 8	13, 26	17, 23, 40	17, 23, 40	18, 29, 55, 61	B1, D6, E9, G1	23, 25, 33, 51, 62, 64, 77	
TIMA0_C1N	0	TIMA0 capture/compare 1 complementary output	21, 7	29, 8	10, 42, 45	10, 42, 45	1, 23, 26, 44, 53	A7, E2, E8, F2, I9	12, 21, 27, 37, 53, 66, 71, 74	
TIMA0_C2N	0	TIMA0 capture/compare 2 complementary output	10, 12, 16, 5	10, 15, 20, 24, 6	12, 19, 31, 35, 37, 8	12, 19, 31, 35, 37, 8	13, 15, 42, 46, 48, 53, 57, 9	A2, B4, C2, D9, E8, F9, H7, H9	10, 14, 16, 21, 29, 45, 47, 57, 59	
TIMA0_C3N	0	TIMA0 capture/compare 3 complementary output	14, 20, 22, 5	17, 22, 28, 30, 6	15, 28, 33, 44, 46, 8	15, 28, 33, 44, 46, 8	11, 25, 29, 30, 42, 51, 6	B3, B5, F4, F6, G1, H2, H9	10, 19, 42, 55, 73, 77, 78	
TIMA_FAL0	ı	Timer fault input 0	10, 22, 5	10, 12, 15, 30, 6	12, 16, 19, 3, 46, 8	12, 16, 19, 3, 46, 8	22, 27, 30, 35, 42, 46, 54, 57	A1, D9, E6, F5, F9, H2, H3, H9	10, 14, 22, 24, 29, 3, 50, 70, 75, 78	
TIMA_FAL1	I	Timer fault input 1	24, 5, 9	1, 14, 6, 9	1, 11, 18, 41, 8	1, 11, 18, 41, 8	19, 27, 33, 42, 45, 56, 64	A8, C1, C9, F5, G9, H9, I2	1, 10, 13, 25, 28, 36, 51, 67, 75	

www.ti.com

Table 6-17. Timer (TIMx) Signal Descriptions (continued)

Table 6-17. Timer (Timx) Signal Descriptions (continued)									
SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
TIMA_FAL2	ı	Timer fault input 2	1	12, 2, 31	16, 2, 20, 47	16, 2, 20, 47	27, 31, 34, 54, 58	D8, E6, F5, H1, I3	2, 22, 26, 30, 52, 75, 79
TIMG8_IDX	ı	TIMG8 quadrature encoder index pulse signal	1, 11	11, 19, 2	13, 2, 24, 30, 38	13, 2, 24, 30, 38	16, 2, 34, 49, 8	A4, B7, E4, G8, I3	17, 2, 27, 38, 44, 53, 60
TIMG0_C0	Ю	TIMG0 capture/compare 0 signal	15, 19, 24, 9	1, 14, 16, 23, 27, 9	1, 11, 18, 27, 34, 36, 43	1, 11, 18, 27, 34, 36, 43	12, 14, 24, 33, 45, 47, 5, 52, 56, 62	A3, B2, B9, C9, D5, F1, G9, H6, H8, I2	1, 13, 15, 20, 24, 28, 34, 41, 50, 56, 58, 72
TIMG0_C1	Ю	TIMG0 capture/compare 1 signal	1, 10, 16, 20	10, 15, 17, 2, 24, 28	12, 19, 2, 28, 35, 37, 44	12, 19, 2, 28, 35, 37, 44	13, 15, 25, 34, 46, 48, 53, 57, 6, 63	A2, A9, B5, C2, D9, E8, F4, F9, H7, I3	14, 16, 2, 21, 25, 29, 35, 42, 51, 57, 59, 73
TIMG12_C0	Ю	TIMG12 capture/compare 0 signal	11, 13, 24, 9	1, 14, 18, 19, 21	1, 14, 18, 20, 29, 30, 32, 41	1, 14, 18, 20, 29, 30, 32, 41	1, 10, 19, 33, 50, 56, 58, 7, 8	A4, A5, A7, C1, C9, D4, D8, F8, I2	1, 18, 28, 30, 37, 43, 44, 54, 67
TIMG12_C1	Ю	TIMG12 capture/compare 1 signal	1, 10, 12, 14, 21	15, 18, 2, 20, 22, 29	15, 19, 2, 21, 24, 29, 31, 33, 42, 45	15, 19, 2, 21, 24, 29, 31, 33, 42, 45	11, 2, 23, 26, 34, 51, 57, 59, 7, 9	A5, B3, B4, B7, C8, D9, E2, F2, F6, I3	19, 2, 29, 31, 38, 43, 45, 55, 71, 74
TIMG4_C0	Ю	TIMG4 capture/compare 0 signal	17, 21	25, 29, 9	11, 14, 20, 22, 36, 39, 45	11, 14, 20, 22, 36, 39, 45	14, 17, 26, 28, 36, 45, 50, 52, 58, 60, 62	B2, B8, B9, D8, E1, F2, F8, G2, G9, H4, H8	13, 18, 20, 26, 30, 32, 34, 4, 52, 58, 61, 74, 76
TIMG4_C1	Ю	TIMG4 capture/compare 1 signal	18, 22	10, 26, 30	12, 15, 21, 23, 37, 40, 46	12, 15, 21, 23, 37, 40, 46	15, 18, 29, 30, 37, 46, 51, 53, 59, 61, 63	A9, B1, C2, C8, D6, E8, F6, F9, G1, H2, H5	14, 19, 21, 27, 31, 33, 35, 5, 53, 59, 62, 77, 78
TIMG5_C0	Ю	TIMG5 capture/compare 0 signal	13, 19, 22, 6, 8	13, 21, 27, 30, 7	17, 25, 3, 32, 43, 46, 9	17, 25, 3, 32, 43, 46, 9	10, 24, 3, 30, 35, 43, 55	A6, D4, E9, F1, H2, H3, I8	11, 23, 3, 39, 54, 65, 72, 78
TIMG5_C1	Ю	TIMG5 capture/compare 1 signal	14, 20, 5, 7	11, 12, 22, 28, 31, 6, 8	10, 13, 16, 26, 33, 38, 44, 47, 8	10, 13, 16, 26, 33, 38, 44, 47, 8	11, 16, 25, 31, 4, 42, 44, 49, 54	B3, B6, E4, E6, F4, G8, H1, H9, I9	10, 12, 17, 22, 40, 55, 60, 66, 73, 79
TIMG8_C0	Ю	TIMG8 capture/compare 0 signal	1, 13, 17, 19, 22, 6	11, 2, 21, 25, 27, 30, 7, 9	11, 13, 2, 20, 25, 32, 39, 43, 46, 9	11, 13, 2, 20, 25, 32, 39, 43, 46, 9	10, 17, 20, 24, 3, 30, 34, 36, 43, 45, 49, 58, 62	A6, B9, D1, D4, D8, E1, F1, G8, G9, H2, H4, I3, I8	11, 13, 17, 2, 30, 34, 39, 4, 46, 54, 61, 63, 68, 72, 78



Table 6-17. Timer (TIMx) Signal Descriptions (continued)

		•	, - 9						
SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
TIMG8_C1	Ю	TIMG8 capture/compare 1 signal	14, 18, 20, 24, 5, 7	1, 10, 22, 26, 28, 31, 6, 8	1, 10, 12, 21, 26, 33, 38, 40, 44, 47, 8	1, 10, 12, 21, 26, 33, 38, 40, 44, 47, 8	11, 16, 18, 21, 25, 31, 33, 37, 4, 42, 44, 46, 59, 63	A9, B1, B3, B6, C8, D2, E4, F4, F9, H1, H5, H9, I2, I9	1, 10, 12, 14, 31, 35, 40, 47, 5, 55, 60, 62, 64, 69, 73, 79

Table 6-18. Universal Asynchronous Receiver Transmitter (UART) Signal Descriptions

14510 0	10.	niversal Asynchrono	us iteeei	vei iiuiis	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	AIXI) OIE	ilai Bese	iptions	
SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN
UART0_CTS	ı	UART0 clear to send signal	8	13, 18, 9	11, 17, 29, 38	11, 17, 29, 38	16, 27, 36, 45, 55, 7	A5, E4, E9, F5, G9, H4	13, 23, 4, 43, 60, 75
UART0_RTS	0	UART0 ready to send signal	11	10, 12, 19	12, 16, 30	12, 16, 30	28, 37, 46, 54, 8	A4, E6, F9, G2, H5	14, 22, 44, 5, 76
UART0_RX	I	UART0 receive signal (RXD)	1, 10	15, 2	19, 2	19, 2	34, 48, 57	D9, H7, I3	16, 2, 29
UART0_TX	0	UART0 transmit signal (TXD)	24, 9	1, 14	1, 18, 3	1, 18, 3	33, 35, 47, 56	C9, H3, H6, I2	1, 15, 28, 3
UART1_CTS	ı	UART1 clear to send signal	17	16, 25	14, 22, 27, 39	14, 22, 27, 39	17, 22, 5, 50, 60	A1, B8, D5, E1, F8	18, 26, 32, 41, 61, 70
UART1_RTS	0	UART1 ready to send signal	18	17, 26	15, 23, 28, 40	15, 23, 28, 40	18, 51, 6, 61	B1, B5, D6, F6	19, 27, 33, 42, 62
UART1_RX	ı	UART1 receive signal (RXD)	14, 7, 8	10, 13, 22, 8	10, 12, 17, 21, 33	10, 12, 17, 21, 33	11, 21, 44, 46, 53, 55, 59	B3, C8, D2, E8, E9, F9, I9	12, 14, 21, 23, 31, 47, 55, 69
UART1_TX	0	UART1 transmit signal (TXD)	13, 6	12, 21, 7, 9	11, 16, 20, 32, 9	11, 16, 20, 32, 9	10, 20, 43, 45, 52, 54, 58	D1, D4, D8, E6, G9, H8, I8	11, 13, 20, 22, 30, 46, 54, 68
UART2_CTS	ı	UART2 clear to send signal	12, 17, 21, 6	16, 20, 25, 29, 7	14, 20, 27, 31, 38, 39, 45, 9	14, 20, 27, 31, 38, 39, 45, 9	16, 17, 26, 37, 43, 5, 50, 58, 9	B4, D5, D8, E1, E4, F2, F8, H5, I8	11, 18, 30, 41, 45, 5, 60, 61, 74
UART2_RTS	0	UART2 ready to send signal	11, 22, 7	19, 30, 8	10, 15, 21, 30, 41, 42, 46	10, 15, 21, 30, 41, 42, 46	19, 23, 30, 36, 44, 51, 59, 8	A4, C1, C8, E2, F6, H2, H4, I9	12, 19, 31, 4, 44, 67, 71, 78
UART2_RX	I	UART2 receive signal (RXD)	18, 20	18, 26, 28	15, 26, 29, 37, 40, 44	15, 26, 29, 37, 40, 44	15, 18, 25, 4, 51, 7	A5, B1, B6, C2, F4, F6	19, 40, 43, 59, 62, 73
UART2_TX	0	UART2 transmit signal (TXD)	17, 19	17, 25, 27	14, 25, 28, 36, 39, 43	14, 25, 28, 36, 39, 43	14, 17, 24, 3, 50, 6	A6, B2, B5, E1, F1, F8	18, 39, 42, 58, 61, 72
UART3_CTS	ı	UART3 clear to send signal	19	16, 27	25, 27, 43	25, 27, 43	24, 3, 5, 52	A6, D5, F1, H8	20, 39, 41, 52, 65, 72
UART3_RTS	0	UART3 ready to send signal	20	17, 28	26, 28, 44	26, 28, 44	25, 4, 53, 6	B5, B6, E8, F4	21, 40, 42, 53, 66, 73



Table 6-18. Universal Asynchronous Receiver Transmitter (UART) Signal Descriptions (continued)

	rabio o for our violati / to juicin our data rabio (o/ tra) o ignati 2 o o inputo ilo (o o intinuo a)									
SIGNAL NAME	PIN TYP E	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	ZXC PIN	PN PIN	
UART3_RX	ı	UART3 receive signal (RXD)	21, 22	17, 29, 30, 31	15, 28, 45, 46, 47	15, 28, 45, 46, 47	1, 26, 30, 31, 51, 6	A7, B5, F2, F6, H1, H2	19, 37, 42, 64, 74, 78, 79	
UART3_TX	0	UART3 transmit signal (TXD)	21, 22	18, 29, 30	14, 29, 45, 46	14, 29, 45, 46	26, 30, 50, 64, 7	A5, A8, F2, F8, H2	18, 36, 43, 63, 74, 78	
UART4_CTS	ı	UART4 clear to send signal	5	6	38, 8	38, 8	16, 42, 64	A8, E4, H9	10, 36, 60	
UART4_RTS	0	UART4 ready to send signal	17, 8	13, 25, 9	11, 17, 39	11, 17, 39	1, 17, 45, 55	A7, E1, E9, G9	13, 23, 37, 61	
UART4_RX	ı	UART4 receive signal (RXD)			37	37	15, 21, 63	A9, C2, D2	35, 59, 69	
UART4_TX	0	UART4 transmit signal (TXD)			36	36	14, 20, 62	B2, B9, D1	34, 58, 68	

Table 6-19. Voltage Reference Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN	PM PIN	PN PIN
VREF+	А	Voltage reference positive input	19	27	43	43	24	72
VREF-	Α	Voltage reference negative input	17	25	39	39	17	61

6.4 Connections for Unused Pins

Table 6-20 lists the correct termination of unused pins.

Table 6-20. Connection of Unused Pins

PIN ⁽¹⁾	POTENTIAL	COMMENT
PAx , PBx, and PCx	Open	Set corresponding pin functions to GPIO (PINCMx.PF = 0x1) and configure unused pins to output low or input with internal pullup/pulldown resistor.
NRST		NRST is an active-low reset signal; it must be pulled high to VCC or the device will not start, for more information refer to Section 9.1

(1) Any unused pin with a function that is shared with general-purpose I/O should follow the "PAx, PBx, and PCx" unused pin connection guidelines.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
VDD	Supply voltage	At VDD pin	-0.3	4.1	V
VBAT	Battery Backup Supply	At VBAT pin, with respect to VSS	-0.3	4.1	V
VI	Input voltage	Applied to any 5-V tolerant open-drain pins	-0.3	5.5	V
VI	Input voltage	Applied to any common tolerance pins	-0.3	V _{DD} + 0.3 (4.1 MAX)	V
I _{VDD}	Current of VDD pin	Current into VDD pin (source), VDD >= 2.7V		80	mA
I _{VBAT}	Current of VBAT pin	Current into VBAT pin (source), VBAT >= 2.7V		20	mA
I _{VSS}	Current of VSS pin	Current out of VSS pin (sink), VDD, VBAT>=2.7V		80	mA
I _{IO}	Current of SD IO pin	Current sunk or sourced by SD IO pin, VDD>=2.7V		6	mA
I _{IO}	Current of HS IO pin	Current sunk or sourced by HS IO pin, VDD >=2.7V		6	mA
I _{IO}	Current of HD IO pin	Current sunk or sourced by HD IO pin		20	mA
I _{IO}	Current of OD IO pin	Current sunk by OD IO pin		20	mA
I _D	Supported diode current	Diode current on pin supporting LCD function	-2	0.4	mA
I _D	Supported diode current	Diode current on pin not supporting LCD function (excluding Open Drain IO)	-2	0.05	mA
TJ		Junction temperature	-40	130	°C
T _{stg}		Storage temperature	-40	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

			VALUE	UNIT
V Flactor Addition the street	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V	
V _(ESD)	Electrostatic discrarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
VDD (4)	Supply voltage	1.62 ⁽⁵⁾		3.6	V
VBAT	At VBAT pin, with respect to VSS	1.62 ⁽⁵⁾		3.6	V
VCORE	Voltage on VCORE pin (2)		1.35		V
C _{VDD}	Capacitor connected betwen VDD and VSS (1)		10		uF
C _{VBAT}	Capacitor connected between VBAT and VSS		1		μF
C _{VCORE}	Capacitor connected between VCORE and VSS (1) (2)		470		nF
T _A	Ambient temperature	-40		125	°C
TJ	Max junction temperature			130	°C



7.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
e	MCLK, CPUCLK, ULPCLK frequency with 1 flash wait state (3)			32	MHz
TMCLK	MCLK, CPUCLK, ULPCLK frequency with 0 flash wait states (3)			24	IVITIZ

- (1) Connect C_{VDD}, C_{VBAT} and C_{VCORE} between VDD/VSS, VBAT/VSS and VCORE/VSS, respectively, as close to the device pins as possible. A low-ESR capacitor with at least the specified value and tolerance of ±20% or better is required for C_{VDD}, C_{VBAT} and C_{VCORE}.
- (2) The VCORE pin must only be connected to C_{VCORE}. Do not supply any voltage or apply any external load to the VCORE pin.
- (3) Wait states are managed automatically by the system controller (SYSCTL), and do not need to be configured by application software unless MCLK is sourced from a high speed clock source (HSCLK sourced from HFCLK)
- (4) There is no dependency on MCLK frequency with respect to VDD recommended operating range.
- (5) Functionality is guaranteed down to V_{BOR0-(min)}.

7.4 Thermal Information

	THERMAL METRIC(1)	PACKAGE	VALUE	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance		60.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance		20.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	LOFD 00 (DNI)	40.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	LQFP-80 (PN)	1.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		39.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance		63.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance		23.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	LOED CA (DAA)	35.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	LQFP-04 (PM)	2.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		35	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W
R _{θJA}	Junction-to-ambient thermal resistance		30.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance		20.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	\(\(\OFN_40\(\DO7\)\)	12.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	VQFN-48 (RGZ)	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	LQFP-80 (PN) LQFP-64 (PM) VQFN-48 (RGZ) LQFP-48 (PT) VQFN-32 (RHB)	12.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		4.2	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance		69.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		27.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	LOED 40 (DT)	32.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	LQFP-48 (PT)	2.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		32.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		N/A	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance		32.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance		23.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	\(\OEN 33 \(\D\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	13.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	VQFN-32 (KHB)	0.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter		13.0	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		3.3	°C/W



7.4 Thermal Information (continued)

	THERMAL METRIC ⁽¹⁾	PACKAGE	VALUE	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance		44.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance		38.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	VQFN-24 (RGE)	21.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	VQI N-24 (NGL)	1.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		21.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		7.1	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Supply Current Characteristics

7.5.1 RUN/SLEEP Modes

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals are disabled.

	PARAMETER	MCLK	-40	°C	25	°C	85	°C	105	s°C	125	5°C	UNIT
	FARAINETER	WICER	TYP	MAX	UNII								
RUN Mode													
	MCLK=SYSOSC, CoreMark,	32MHz	3.3		3.4		3.4		3.5		3.5		
IDD _{RUN}	execute from flash	4MHz	0.6		0.7		0.7		0.8		0.8		mA
	MCLK=SYSOSC, CoreMark,	32MHz	2.9		3.0		3.0		3.1		3.1		IIIA
	execute from SRAM	4MHz	0.6		0.6		0.7		0.7		0.7		
	MCLK=SYSOSC, While(1), execute from flash	32MHz	57	62	57	65	58	68	60	70	61	75	
IDD _{RUN} , per MHz	MCLK=SYSOSC, CoreMark, execute from flash	32MHz	103		106		106		109		109		uA/Mhz
	MCLK=SYSOSC, CoreMark, execute from flash	4MHz	150		175		175		200		200		
SLEEP Mo	de												
IDD _{SLEEP}	MCLK=LFCLK, CPU is halted	32KHz	252	310	259	320	284	370	317	585	370	800	uA
IDD	MCLK=SYSOSC, CPU is halted	32MHz	1240	1312	1255	1328	1275	1405	1305	1552	1350	1699	uA
IDD _{SLEEP}	WIGEN-313030, CFU IS Halled	4MHz	408	461	416	474	438	589	477	737	517	885	

7.5.2 STOP/STANDBY Modes

VDD=3.3V, VBAT=3.3V. All inputs in VDD Island tied to 0V or VDD, All inputs in VBAT Island tied to 0V or VBAT. Outputs do not source or sink any current. All peripherals not noted are disabled.

	PARAMETER		-40	°C	25	°C	85	°C	105	5°C	125	5°C	UNIT
	PARAMETER	ULPCLK	TYP	MAX	UNII								
STOP Mode	•												
IDD _{STOP0}	SYSOSC=32MHz, USE4MHZSTOP=0, DISABLESTOP=0	- 4MHz	342	359	347	362	352	367	361	380	369	392	
IDD _{STOP1}	SYSOSC=4MHz, USE4MHZSTOP=1, DISABLESTOP=0	4IVITZ	180	192	186	197	191	203	200	217	209	230	uA
IDD _{STOP2}	SYSOSC off, DISABLESTOP=1, ULPCLK=LFCLK	32kHz	51	55	54	58	58	64	66	79	74	93	
STANDBY I	Mode		•										
VDD Island IDD _{STBY0}	STOPCLKSTBY=0, TIMG0 enabled		1.5	2.2	1.6	2.3	4.0	7	12	22	20	36	
VDD Island IDD _{STBY1}	STOPCLKSTBY=1, TIMG0 enabled	32kHz	1	2	1.2	2	3.5	6.5	11	21	19	35	uA
VDD Island IDD _{STBY1}	STOPCLKSTBY=1, GPIOA enabled		1	2	1.2	2	3.5	6.5	11	21	19	35	
VBAT Island IDD _{STBY1}	LF-XT and RTC is running		1.1	1.6	1.1	1.7	1.2	1.8	1.8	2.7	2.0	3.6	
VBAT Island IDD _{STBY1}	LFOSC and IWDG is running	32kHz	1.1	1.6	1.1	1.7	1.2	1.8	1.8	2.7	2.0	3.6	uA
IDD _{STBY0}	Idd _Q (_{VBAT}) + Idd _Q (SoC)		2.6	3.8	2.7	4	5.2	9	14	25	22	40	



7.5.3 SHUTDOWN Mode

VDD=3.3V, VBAT=3.3V. All inputs in VDD Island tied to 0V or VDD, All inputs in VBAT Island tied to 0V or VBAT. Outputs do not source or sink any current. Core regulator is powered down.

PARAMETER		VDD	-40°C 25°C		85°C	105°C	125°C	UNIT
	PARAMETER	VDD	TYP MAX	TYP MAX	TYP MAX	TYP MAX	TYP MAX	
VDD Island IDD _{SHDN}	Supply current in SHUTDOWN mode	3.3V	40	80	700	2600	4500	nA

7.6 Power Supply Sequencing

7.6.1 Power Supply Ramp

Figure 7-1 gives the relationship of POR- POR+, BOR0-, and BOR0+ during power-up and power-down.




Figure 7-1. Power Cycle POR/BOR Conditions - VDD




Figure 7-2. Power Cycle POR/BOR Conditions - VBAT

7.6.2 POR and BOR

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD	Power supply range		1.62		3.6	V
dVDD/dt	VDD (supply voltage) slew rate	Rising			0.1	V/us



7.6.2 POR and BOR (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
dVDD/dt	VDD (supply voltage) slew rate	Falling (2)			0.01	V/us
dVDD/dt	VDD (supply voltage) slew rate	Falling, STANDBY			0.1	V/ms
V _{POR+}	Power-on reset voltage level	Rising (1)	0.95	1.30	1.56	V
V _{POR-}	Power-on reset voltage level	Falling (1)	0.9	1.25	1.53	V
V _{HYS, POR}	POR hysteresis	(1)	25	45	70	mV
V _{BOR0+,}	Brown-out reset voltage level 0 (default level)	Cold start, rising (1)	1.48	1.54	1.61	V
V _{BOR0+}	Brown-out reset voltage level 0 (default level)	Rising (1) (2)	1.56	1.59	1.62	V
V _{BOR0} -	Brown-out reset voltage level 0 (default level)	Falling (1) (2)	1.55	1.58	1.61	V
V _{BOR0, STBY}	Brown-out reset voltage level 0 (default level)	STANDBY mode (1)	1.51	1.56	1.61	V
V _{BOR1+}	Brown-out-reset voltage level 1	Rising (1) (2)	2.13	2.17	2.21	V
V _{BOR1} -	Brown-out-reset voltage level 1	Falling (1) (2)	2.10	2.14	2.18	V
V _{BOR1, STBY}	Brown-out-reset voltage level 1	STANDBY mode (1)	2.06	2.13	2.20	V
V _{BOR2+}	Brown-out-reset voltage level 2	Rising (1) (2)	2.73	2.77	2.82	V
V _{BOR2} -	Brown-out-reset voltage level 2	Falling (1) (2)	2.7	2.74	2.79	V
V _{BOR2, STBY}	Brown-out-reset voltage level 2	STANDBY mode (1)	2.62	2.71	2.8	V
V _{BOR3+}	Brown-out-reset voltage level 3	Rising (1) (2)	2.88	2.96	3.04	V
V _{BOR3} -	Brown-out-reset voltage level 3	Falling (1) (2)	2.85	2.93	3.01	V
V _{BOR3, STBY}	Brown-out-reset voltage level 3	STANDBY mode (1)	2.82	2.92	3.02	V
V _{HYS,BOR}	Brown-out reset hysteresis	Level 0 (1)		15	21	mV
V _{HYS,BOR}	Brown-out reset hysteresis	Levels 1-3 ⁽¹⁾		34	40	mV
T _{PD, BOR}	BOR propagation delay	RUN/SLEEP/STOP mode			10	us
T _{PD, BOR}	BOR propagation delay	STANDBY mode			100	us

^{(1) |}dVDD/dt| ≤ 3V/s

7.7 VBat Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VBAT	Power supply range		1.62		3.6	V
dVBAT/dt	VBAT (supply voltage) slew rate	Rising			0.1	V/us
dVBAT/dt	VBAT (supply voltage) slew rate	Falling,standby		-	0.1	V/ms
V _{POR+} (VBAT)	Power-on reset voltage level	Rising (1)	0.95	1.3	1.55	V
V _{POR} - (VBAT)	Power-on reset voltage level	Falling (1)	0.9	1.25	1.52	V
V _{HYS} , POR(VBAT)	POR hysteresis		25	45	70	mV
V _{BOR0+} , COLD(VBAT	Brown-out reset voltage level	Cold start, rising ⁽¹⁾	1.48	1.54	1.62	V
V _{BOR0+} (VBAT)	Brown-out reset voltage level	Rising (1)	1.56	1.58	1.62	V
V _{BOR0-} (VBAT)	Brown-out reset voltage level	Falling (1)	1.51	1.56	1.61	V
T _{PU(VBAT)}	Cold power up time			1.2		ms

⁽²⁾ Device operating in RUN, SLEEP, or STOP mode.



7.7 VBat Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Icharge	Charging peak current	VDD=3.3, VBAT=0V		1.7		mA
Rswitch	Internal switch resistance between VBAT and VDD		0.9	1.4	2.7	kΩ
I(trip)	Min current for internal comparator to detect reverse current from VBAT to VDD	VDD sinking , 1.6 <vbat<3.3< td=""><td>100</td><td></td><td></td><td>μΑ</td></vbat<3.3<>	100			μΑ
VBAT _{HYS}	Brown-out reset hysteresis	Level 0 ⁽¹⁾		15	21	mV

(1) |dVBAT/dt| ≤ 3V/s

7.8 Flash Memory Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply						
VDD _{PGM/ERASE}	Program and erase supply voltage		1.62		3.6	V
IDD _{ERASE}	Supply current from VDD during erase operation	Supply current delta			10	mA
IDD _{PGM}	Supply current from VDD during program operation	Supply current delta			10	mA
Endurance						
NWEC _(LOWER)	Erase/program cycle endurance (lower 32kB flash) (1)		100			k cycles
NWEC _(UPPER)	Erase/program cycle endurance (remaining flash) (1)		10			k cycles
NE _(MAX)	Total erase operations before failure (2)		802			k erase operations
NW _(MAX)	Write operations per word line before sector erase ⁽³⁾				83	write operations
Retention		,				
t _{RET_85}	Flash memory data retention	-40°C <= Tj <= 85°C	60			years
t _{RET_105}	Flash memory data retention	-40°C <= Tj <= 105°C	11.4			years
Program and Era	se Timing					
t _{PROG (WORD, 64)}	Program time for flash word ⁽⁴⁾ ⁽⁶⁾			50	275	μs
t _{PROG} (SEC, 64)	Program time for 1kB sector (5) (6)			6.4		ms
t _{ERASE (SEC)}	Sector erase time	<10k erase/program cycles		20	200	ms
t _{ERASE (BANK)}	Bank erase time	<10k erase/program cycles		22	220	ms

- (1) The lower 32kB flash address space supports higher erase/program endurance to enable EEPROM emulation applications. On devices with <=32kB flash memory, the entire flash memory supports NWEC_(LOWER) erase/program cycles.
- (2) Total number of cumulative erase operations supported by the flash before failure. A sector erase or bank erase operation is considered to be one erase operation.
- (3) Maximum number of write operations allowed per word line before the word line must be erased. If additional writes to the same word line are required, a sector erase is required once the maximum number of write operations per word line is reached.
- (4) Program time is defined as the time from when the program command is triggered until the command completion interrupt flag is set in the flash controller.
- (5) Sector program time is defined as the time from when the first word program command is triggered until the final word program command completes and the interrupt flag is set in the flash controller. This time includes the time needed for software to load each flash word (after the first flash word) into the flash controller during programming of the sector.
- (6) Flash word size is 64 data bits (8 bytes). On devices with ECC, the total flash word size is 72 bits (64 data bits plus 8 ECC bits).



7.9 Timing Characteristics

VDD=3.3V, T_a=25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Wakeup	Timing				
	Wakeup time from SLEEP0 to RUN (1)		1.5		
t _{WAKE,} SLEEP	Wakeup time from SLEEP1 to RUN (1)		2.1		us
SLEEP	Wakeup time from SLEEP2 to RUN (1)		2.5		
	Wakeup time from STOP0 to RUN (SYSOSC enabled) (1)		12.5		
t _{WAKE,} STOP	Wakeup time from STOP1 to RUN (SYSOSC enabled) (1)		14.6		us
	Wakeup time from STOP2 to RUN (SYSOSC disabled) (1)		13.5		
t _{WAKE,}	Wakeup time from STANDBY0 to RUN		15.7		
STBY	Wakeup time from STANDBY1 to RUN		15.7		us
t _{WAKEUP,}	Wakeup time from SHUTDOWN to	Fast boot enabled	300		us
SHDN	RUN ⁽²⁾	Fast boot disabled	322		us
Asynchr	onous Fast Clock Request Timing				
		Mode is SLEEP2	0.9		
	Delay time from edge of asynchronous	Mode is STOP1	2.4		us
t _{DELAY}	request to first 32MHz MCLK edge	Mode is STOP2	0.9		us
		Mode is STANDBY1	3.2		
Startup 7	Timing				
t _{START.}	Device cold startup time from reset/	Fast boot enabled	304		
RESET	power-up (3)	Fast boot disabled	370		us
NRST Ti	ming				
t _{RST,}	Pulse length on NRST pin to generate	ULPCLK≥4MHz	1.5		us
BOOTRST	BOOTRST	ULPCLK=32kHz	80		
t _{RST, POR}	Pulse length on NRST pin to generate POR		1		s

- (1) The wake-up time is measured from the edge of an external wake-up signal (GPIO wake-up event) to the time that the first instruction of the user program is executed, with glitch filter disabled (FILTEREN=0x0) and fast wake enabled (FASTWAKEONLY=1).
- (2) The wake-up time is measured from the edge of an external wake-up signal (IOMUX wake-up event) to the time that first instruction of the user program is executed.
- (3) The start-up time is measured from the time that VDD crosses VBOR0- (cold start-up) to the time that the first instruction of the user program is executed.

7.10 Clock Specifications

7.10.1 System Oscillator (SYSOSC)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SYSOSC}	Factory trimmed SYSOSC frequency	SYSOSCCFG.FREQ=00 (BASE)		32		
f _{SYSOSC}	ractory tillillilled 313030 frequency	SYSOSCCFG.FREQ=01		4		
f _{SYSOSC}	User trimmed SYSOSC frequency	SYSOSCCFG.FREQ=10, SYSOSCTRIMUSER.FREQ=10		24		MHz
f _{SYSOSC}	Oser unimied 313030 frequency	SYSOSCCFG.FREQ=10, SYSOSCTRIMUSER.FREQ=01		16		

7.10.1 System Oscillator (SYSOSC) (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	SYSOSC frequency accuracy when	SETUSEFCL=1, T _a = 25 °C	-0.41		0.58	
f	frequency correction loop (FCL) is	SETUSEFCL=1, -40 °C ≤ T _a ≤ 85 °C	-0.8		0.93	%
f _{SYSOSC}	enabled and an ideal ROSC resistor is assumed (1) (2)	SETUSEFCL=1, -40 °C ≤ T _a ≤ 105 °C	-0.8		1.1	70
	assumed (1) (-)	SETUSEFCL=1, -40 °C ≤ T _a ≤ 125 °C	-0.8		1.3	
f _{sysosc}		SETUSEFCL=1, $\pm 0.1\%$ 25ppm R _{OSC} , $T_a = 25$ °C	-0.5		0.7	
	SYSOSC accuracy when frequency correction loop (FCL) is enabled with ROSC resistor put at ROSC pin, for factory trimmed frequencies (1)	SETUSEFCL=1, $\pm 0.1\%$ 25ppm R _{OSC,} -40 °C \leq T _a \leq 85 °C	-1.1		1.2	%
		SETUSEFCL=1, $\pm 0.1\%$ 25ppm R _{OSC,} -40 °C \leq T _a \leq 105 °C	-1.1		1.4	%
		SETUSEFCL=1, $\pm 0.1\%$ 25ppm R _{OSC,} -40 °C \leq T _a \leq 125 °C	-1.5		1.4	
fsysosc	SYSOSC frequency accuracy when frequency correction loop (FCL) is enabled when the internal ROSC resistor is used ⁽⁴⁾	SETUSEFCL=1 -40 °C ≤ Ta ≤ 125 °C	-2		1.4	%
f _{SYSOSC}	SYSOSC raw accuracy with FCL disabled, 32MHz	SETUSEFCL=0,SYSOSCCFG.FREQ=00 -40 °C \leq T _a \leq 125 °C	-2.6		1.8	%
f _{SYSOSC}	SYSOSC raw accuracy with FCL disabled, 4MHz	SETUSEFCL=0,SYSOSCCFG.FREQ=01 -40 °C \leq T _a \leq 125 °C	-2.7		2.3	%
Rosc	External resistor between ROSC pin and VSS (1)	SETUSEFCL=1		100		kΩ
t _{settle} , sysosc	Settling time to target accuracy (3)	SETUSEFCL=1, ±0.1% 25ppm R _{OSC} ⁽¹⁾			30	us
f _{settle} , sysosc	f _{SYSOSC} accuracy during t _{settle} ⁽³⁾	SETUSEFCL=1 ⁽¹⁾ , ±0.1% 25ppm R _{OSC}	-11			%

- (1) The SYSOSC frequency correction loop (FCL) enables high SYSOSC accuracy via an external reference resistor (ROSC) which must be connected between the device ROSC pin and VSS when using the FCL. Accuracies are shown for a ±0.1% ±25ppm ROSC; relaxed tolerance resistors may also be used (with reduced SYSOSC accuracy). See the SYSOSC section of the technical reference manual for details on computing SYSOSC accuracy for various ROSC accuracies. ROSC does not need to be populated if the FCL is not enabled.
- (2) Represents the device accuracy only. The tolerance and temperature drift of the ROSC resistor used must be combined with this spec to determine final accuracy. Performance for a ±0.1% ±25ppm ROSC is given as a reference point.
- (3) When SYSOSC is waking up (for example, when exiting a low power mode) and FCL is enabled, the SYSOSC will initially undershoot the target frequency fSYSOSC by an additional error of up to fsettle, SYSOSC for the time tsettle, SYSOSC, after which the target accuracy is achieved.
- (4) The SYSOSC frequency correction loop (FCL) enables high SYSOSC accuracy via an internal reference resistor when using the FCL. See the SYSOSC section of the technical reference manual for details on computing SYSOSC accuracy.

7.10.2 Low Frequency Oscillator (LFOSC)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{LEOSC}	LFOSC frequency			32768		Hz
	LFOSC accuracy	-40 °C ≤ T _a ≤ 125 °C	-5		5	%
		-40 °C ≤ T _a ≤ 85 °C	-3		3	%
I _{LFOSC}	LFOSC current consumption			300		nA
t _{start,} LFOSC	LFOSC start-up time			1.7		ms



7.10.3 Low Frequency Crystal/Clock

over operating free-air temperature range (unless otherwise noted)

MAX	UNIT
	Hz
70	%
	kΩ
	pF
640	ms
	nA
3045	Hz
60	%
3400	Hz
	36045

⁽¹⁾ This includes parasitic bond and package capacitance (≈2pF per pin), calculated as C_{LFXIN}×C_{LFXOUT}/(C_{LFXIN}+C_{LFXOUT}), where C_{LFXIN} and C_{LFXOUT} are the total capacitance at LFXIN and LFXOUT, respectively.

7.10.4 High Frequency Crystal/Clock

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High freq	uency crystal oscillator (HFXT)					
		HFXTRSEL=00	4		8	
f_{HFXT}	HFXT frequency	HFXTRSEL=01	8.01		16	MHz
		HFXTRSEL=10	16.01		32	
		HFXTRSEL=00	40	-	65	
DC_{HFXT}	HFXT duty cycle	HFXTRSEL=01	40		60	%
		HFXTRSEL=10	40		60	70
		HFXTRSEL=11	40		60	
OA _{HFXT}	HFXT crystal oscillation allowance	HFXTRSEL=00 (4 to 8MHz range)		2		kΩ
C _{L, eff}	Integrated effective load capacitance ⁽¹⁾			1		pF
t _{start, HFXT}	HFXT start-up time (2)	HFXTRSEL=11, 32MHz crystal		0.5		ms
		f_{HFXT} =4MHz, R_m =300 Ω , C_L =12pF		75		
I _{HFXT}	HFXT current consumption	f_{HFXT} =32MHz, R_m =30 Ω , C_L =12pF, C_m =6.26fF, L_m =1.76mH		600		uA
High freq	uency digital clock input (HFCLK_IN)					
f _{HFIN}	HFCLK_IN frequency (3)	USEEXTHFCLK=1	4		32	MHz
DC _{HFIN}	HFCLK_IN duty cycle (3)	USEEXTHFCLK=1	40		60	%

⁽¹⁾ This includes parasitic bond and package capacitance (≈2pF per pin), calculated as C_{HFXIN}×C_{HFXOUT}/(C_{HFXIN}+C_{HFXOUT}), where C_{HFXIN} and C_{HFXOUT} are the total capacitance at HFXIN and HFXOUT, respectively.

7.11 Digital IO

⁽²⁾ The digital clock input (LFCLK_IN) accepts a logic level square wave clock.

⁽³⁾ The LFCLK monitor may be used to monitor the LFXT or LFCLK_IN. It will always fault below the MIN fault frequency, and will never fault above the MAX fault frequency.

⁽²⁾ The HFXT startup time (t_{start, HFXT}) is measured from the time the HFXT is enabled until stable oscillation for a typical crystal. Start-up time is dependent upon crystal frequency and crystal specifications. Refer to the HFXT section of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

⁽³⁾ The digital clock input (HFCLK_IN) accepts a logic level square wave clock.



7.11.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted). All specifications for SDIO in VDD Power Domain are also applicable to LFSSIO in the VBAT Power Domain.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ODIO (1)	VDD≥1.62V	0.7*VDD		5.5	V
V_{IH}	High level input voltage	ODIO (1)	VDD≥2.7V	2		5.5	V
* 101		All I/O except ODIO & Reset	VDD≥1.62V	0.7*VDD		VDD+0.3	V
		ODIO	VDD≥1.62V	-0.3		0.3*VDD	V
V_{IL}	Low level input voltage	ODIO	VDD≥2.7V	-0.3		0.8	V
V IL	2011 lovel impact voltage	All I/O except ODIO & Reset	VDD≥1.62V	-0.3		0.3*VDD	V
		ODIO		0.05*VDD			V
V _{HYS}	Hysteresis	All I/O except ODIO		0.1*VDD			V
I _{lkg}	High-Z leakage current	non-LCD pins SDIO ⁽²⁾ (3)				50	nA
I _{lkg}	High-Z leakage current	All LCD pins except PA12 SDIO ⁽²⁾ (3)				100	nA
I _{lkg}	High-Z leakage current	PA12 LCD pin SDIO ⁽²⁾ (3)				300	nA
R _{PU}	Pull up resistance	All I/O except ODIO			40		kΩ
R _{PD}	Pull down resistance				40		kΩ
Cı	Input capacitance				5		pF
		SDIO	VDD≥2.7V, I _{IO} _{,max} =6mA VDD≥1.71V, I _{IO} _{,max} =2mA T _J ≤85 °C	VDD-0.4			V
V	High level output voltage	3010	VDD≥2.7V, I _{IO} _{,max} =6mA VDD≥1.71V, I _{IO} _{,max} =2mA T _j >85 °C	VDD-0.45			V
V _{OH}	i ligit level output voltage	gh level output voltage	VDD≥2.7V, DRV=1, IIO ,max=20mAVDD≥1.71V, DRV=1, IIO ,max=10mA	VDD-0.4			V
		HDIO	VDD≥2.7V, DRV=0, IIO ,max=6mAVDD≥1.71V, DRV=0, IIO ,max=2mA	VDD-0.45			V



7.11.1 Electrical Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted). All specifications for SDIO in VDD Power Domain are also applicable to LFSSIO in the VBAT Power Domain.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SDIO	VDD≥2.7V, I _{IO} _{,max} =6mA VDD≥1.71V, I _{IO} _{,max} =2mA T _J ≤85 °C			0.4	
		סומפ	VDD≥2.7V, I _{IO} _{,max} =6mA VDD≥1.71V, I _{IO} _{,max} =2mA T _{j>} 85 °C			0.45	
	V _{OL} Low level output voltage		VDD≥2.7V, DRV=1, IIO ,max=20mAVDD≥1.71V, DRV=1, IIO ,max=10mA VDD≥2.7V, DRV=0, I _{IO} ,max=6mAVDD≥1.71V, DRV=0, I _{IO} ,max=2mA T _j ≤85 °C			0.4	
VoL		HDIO	VDD≥2.7V, DRV=1, IIO ,max=20mAVDD≥1.71V, DRV=1, IIO ,max=10mA VDD≥2.7V, DRV=0, I _{IO} ,max=6mAVDD≥1.71V, DRV=0, I _{IO} ,max=2mA T _j >85 °C			0.45	V
		ODIO	VDD≥2.7V, I _{OL,max} =8mA VDD≥1.71V, I _{OL,max} =4mA T _J ≤85 °C		0.4	0.4	
		ODIO	VDD≥2.7V, I _{OL,max} =8mA VDD≥1.71V, I _{OL,max} =4mA T _j >85 °C			0.45	

- (1) I/O Types: ODIO = 5V Tolerant Open-Drain , SDIO = Standard-Drive , HDIO = High-Drive
- (2) The leakage current is measured with VSS or VDD applied to the corresponding pin(s), unless otherwise noted.
- (3) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

7.11.2 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted). All specifications for SDIO in VDD Power Domain are also applicable to LFSSIO in the VBAT Power Domain.

PARAMETER			TEST CONDITIONS	MIN	TYP MAX	UNIT
f _{max}	Port output frequency	SDIO (1)	VDD ≥ 1.71V, C _L = 20pF		16	
f _{max}	Port output frequency	SDIO (1)	VDD ≥ 2.7V, CL= 20pF		32	MHz
f _{max}	Port output frequency	ODIO	VDD ≥ 1.71V, FM+, CL= 20pF - 100pF		1	
t _r ,t _f	Output rise/fall time	All output ports except ODIO	VDD ≥ 1.71V		0.3*f _{max}	s
t _f	Output fall time	ODIO	VDD ≥ 1.71V, FM ⁺ , CL= 20pF-100pF	20*VDD/5.5	120	ns

(1) I/O Types: ODIO = 5V Tolerant Open-Drain , SDIO = Standard-Drive , HSIO = High-Speed , HDIO = High-Drive

7.12 Analog Mux VBOOST

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VBST}	VBOOST current adder	MCLK/ULPCLK is LFCLK		0.8		uA
I _{VBST}	VBOOST current adder	MCLK/ULPCLK is not LFCLK, SYSOSC frequency is 4MHz		10.6		uA
t _{START,VBST}	VBOOST startup time			12	20	us

7.13 ADC

7.13.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all accuracy parameters are measured using 12-bit resolution mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vin _(ADC)	Analog input voltage range ⁽¹⁾	Applies to all ADC analog input pins	0		VDD	V
		V _{R+} sourced from VDD		VDD		V
V_{R+}	Positive ADC reference voltage	V _{R+} sourced from external reference pin (VREF+)	1.4		VDD	V
		V _{R+} sourced from internal reference (VREF)		VREF		V
V _{R-}	Negative ADC reference voltage			0		V
F _S	ADC sampling frequency	RES = 0x0 (12-bit mode), External Reference			1.68	Msps
. (2)	Operating supply current	F _S = 1.68MSPS, Internal reference OFF, V _{R+} = VDD		460	600	
I _(ADC) (2)	into VDD terminal	F _S = 200ksps, Internal reference ON, V _{R+} = VREF = 2.5V		320	435	μA
C _{S/H}	ADC sample-and-hold capacitance			3.3		pF
Rin	ADC input resistance			0.5		kΩ
ENOD	Effective number of bits	Fin = 10kHz, External reference (3)	11.0	11.1		- bit
ENOB		Fin = 10kHz, Internal reference, V _{R+} = VREF = 2.5V	10	10.2		
CND	Circulto reiro retir	Fin = 10kHz, External reference (3)	68	71	71	٩D
SNR	Signal-to-noise ratio	Fin = 10kHz, Internal reference, V _{R+} = VREF = 2.5V	63	65		dB
		External reference (3), VDD = VDD _(min) to VDD _(max)	63	68		
PSRR _{DC}	Power supply rejection ratio, DC	$\begin{aligned} & \text{VDD} = \text{VDD}_{\text{(min)}} \text{ to VDD}_{\text{(max)}} \\ & \text{Internal reference, V}_{\text{R+}} = \text{VREF} = 2.5 \text{V} \end{aligned}$	50	60		dB
		External reference ⁽³⁾ , ΔVDD = 0.1 V at 1 kHz		61		
PSRR _{AC}	Power supply rejection ratio, AC	ΔVDD = 0.1 V at 1 kHz Internal reference, V _{R+} = VREF = 2.5V		49		dB
T _{wakeup}	ADC Wakeup Time	Assumes internal reference is active			5	us
V _{SupplyMon}	Supply Monitor voltage divider (VDD/3) accuracy	ADC input channel: Supply Monitor (4)	-1.5		+1.5	%
I _{SupplyMon}	Supply Monitor voltage divider current consumption	ADC input channel: Supply Monitor		10		uA
$V_{VBATmon}$	VBAT Monitor voltage divider (VBAT/3) accuracy	ADC input channel: VBAT Monitor (4)	-1.5		+1.5	%
I _{VBATmon}	VBAT Monitor voltage divider current consumption	ADC input channel: VBAT Monitor		10		uA

- (1) The analog input voltage range must be within the selected ADC reference voltage range V_{R+} to V_{R-} for valid conversion results.
- (2) The internal reference (VREF) supply current is not included in current consumption parameter I_(ADC).
- (3) All external reference specifications are measured with V_{R+} = VREF+ = VDD = 3.3V and V_{R-} = VREF- = VSS = 0V and external 1uF cap on VREF+ pin
- (4) Analog power supply monitor. Analog input on channel 31 for VDD monitor and channel 30 for VBAT monitor is disconnected and is internally connected to the voltage divider which is VDD/3. Both the supply monitors are measured with external reference

7.13.2 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	T	EST CONDITIONS	MIN	TYP	MAX	UNIT
f _{ADCCLK}	ADC clock frequency			4		32	MHz
t _{ADC trigger}	Software trigger minimum width			3			ADCCLK cycles
t _{Sample}	Sampling time	12-bit mode, $R_S = 50\Omega$, $C_{pext} = 10pF$		156			ns
t _{Sample_VREF}	Sample time with VREF		ADC CHANNEL=28,12-bit mode,VDD as reference	4			μs
t _{Sample_SupplyMon(} VDD)	Sample time with Supply Monitor (VDD/3)			5			μs



7.13.2 Switching Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{Sample_SupplyMon(} VBAT)	Sample time with Supply Monitor (VBAT/ 3) ⁽¹⁾		5		μs

 Analog power supply monitor. Analog input on channel 31 for VDD monitor and channel 30 for VBAT monitor is disconnected and is internally connected to the voltage divider which is VDD/3.

7.13.3 Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all linearity parameters are measured using 12-bit resolution mode (unless otherwise noted) (1)

	PARAMETER TEST CONDITIONS		MIN	TYP MAX	UNIT	
Ej	Integral linearity error (INL)	External reference (2)	External reference (2)	-2.0	+2.0	LSB
Ek	Differential linearity error (DNL) Guaranteed no missing codes	External reference (2)	External reference (2)	-1.0	+1.0	LSB
Eo	Offset error	External reference (2)		-3.5	3.5	mV
E _G	Gain error	External reference (2)		-4	4	LSB

- (1) Total Unadjusted Error (TUE) can be calculated from E_I , E_O , and E_G using the following formula: TUE = $\sqrt{(E_I^2 + |E_O|^2 + E_G^2)}$ Note: You must convert all of the errors into the same unit, usually LSB, for the above equation to be accurate
- (2) All external reference specifications are measured with V_{R+} = VREF+ = VDD and V_{R-} = VSS = 0V, external 1uF cap on VREF+ Pin and HW Averaging feature will only be supported since PG2.0.

7.13.4 Typical Connection Diagram




Figure 7-3. ADC Input Network

- 1. Refer to ADC Electrical Characteristics for the values of Rin and CS/H
- 2. Refer to Digital IO Electrical Characteristics for the value of C_I
- 3. Cpar and Rpar represent the parasitic capacitance and resistance of the external ADC input circuitry

Use the following equations to solve for the minimum sampling time (T) required for an ADC conversion:

- 1. Tau = $(R_{par} + R_{in})^* C_{S/H} + R_{par}^* (C_{par} + C_I)$
- 2. K= $ln(2^n/Settling error) ln((C_{par} + C_I)/C_{S/H})$
- 3. T (Min sampling time) = K*Tau

7.14 Temperature Sensor

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TS _{TRIM}	Factory trim temperature ⁽¹⁾	ADC and VREF configuration: RES=0 (12-bit mode), VRSEL= 2h (VREF = 1.4V), ADC t _{sample} = 12.5uS	27	30	33	°C
TS _c	Temperature coefficient	-40°C ≤ T _j ≤ 130°C	-1.9	-1.8	-1.7	mV/°C



7.14 Temperature Sensor (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SET, TS}		ADC and VREF configuration: RES=0 (12-bit mode), VRSEL=2h (VREF=1.4V), ADC CHANNEL=29			12.5	us

⁽¹⁾ Higher absolute accuracy may be achieved through user calibration. Please refer to temperature sensor chapter in detailed description section.

⁽²⁾ This is the minimum required ADC sampling time when measuring the temperature sensor.



7.15 VREF

7.15.1 Electrical Characteristics ADC

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	1	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VREF}	VREF operating supply current	BUFCONFIG = {0, 1}, No load	BUFCONFIG = {0, 1}, No load		80	100	μΑ
TC _{VREF}	Temperature coefficient of VREF (1)	BUFCONFIG = {0, 1}	BUFCONFIG = {0, 1}			75	ppm/°C
TC _{drift}	Long term VREF drift	Time = 1000 hours, BUFCONFIG = {0, 1}, T = 25°C	Time = 1000 hours, BUFCONFIG = {0, 1}, T = 25°C			300	ppm
PSRR _{DC}	VREF Power supply rejection ratio, DC	VDD = 1.7 V to VDDmax, BUFCONFIG = 1	VDD = 1.7 V to VDDmax, BUFCONFIG = 1	60	70		dB
PSRR _{DC}	VREF Power supply rejection ratio, DC	VDD = 2.7 V to VDDmax, BUFCONFIG = 0	VDD = 2.7 V to VDDmax, BUFCONFIG = 0	50	60		dB
V _{noise}	RMS noise at VREF output (0.1 Hz to 100 MHz)	BUFFCONFIG = 1	BUFFCONFIG = 1		500		μVrms
V _{noise}	RMS noise at VREF output (0.1 Hz to 100 MHz)	BUFFCONFIG = 0	BUFFCONFIG = 0		750		μVrms
ADC F _S	Max supported ADC sampling frequency	Using VREF as ADC reference	Using VREF as ADC reference			200	ksps
T _{startup}	VREF startup time	BUFCONFIG = {0, 1}, VDD = 2.8 V	BUFCONFIG = {0, 1}, VDD = 2.8 V			15	us

⁽¹⁾ The temperature coefficient of the VREF output is the sum of TC_{VRBUF} and the temperature coefficient of the internal bandgap reference.

7.15.2 Electrical Characteristics (Comparator)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	1	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VREF}	VREF operating supply current	BUFCONFIG = {0, 1}, No load	BUFCONFIG = {0, 1}, No load		80	100	μA
TC _{VREF}	Temperature coefficient of VREF (1)	BUFCONFIG = {0, 1}	BUFCONFIG = {0, 1}			75	ppm/°C
TC _{drift}	Long term VREF drift	Time = 1000 hours, BUFCONFIG = {0, 1}, T = 25°C	Time = 1000 hours, BUFCONFIG = {0, 1}, T = 25°C			300	ppm
PSRR _{DC}	VREF Power supply rejection ratio, DC	VDD = 1.7 V to VDDmax, BUFCONFIG = 1	VDD = 1.7 V to VDDmax, BUFCONFIG = 1		69		dB
PSRR _{DC}	VREF Power supply rejection ratio, DC	VDD = 2.7 V to VDDmax, BUFCONFIG = 0	VDD = 2.7 V to VDDmax, BUFCONFIG = 0		60		dB
V _{noise}	RMS noise at VREF output (0.1 Hz to 100 MHz)	BUFFCONFIG = 1	BUFFCONFIG = 1		500		μVrms
V _{noise}	RMS noise at VREF output (0.1 Hz to 100 MHz)	BUFFCONFIG = 0	BUFFCONFIG = 0		750		μVrms



7.15.2 Electrical Characteristics (Comparator) (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		1	MIN	TYP	MAX	UNIT	
T _{startup}	VREF startup time	BUFCONFIG = {0, 1}, VDD = 2.8 V	BUFCONFIG = {0, 1}, VDD = 2.8 V			15	us

⁽¹⁾ The temperature coefficient of the VREF output is the sum of TC_{VRBUF} and the temperature coefficient of the internal bandgap reference.

7.15.3 Voltage Characterisitcs (ADC)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD _{min}	Minimum supply voltage needed for VREF operation	BUFCONFIG = 0	2.7			V
VDD _{min}	Minimum supply voltage needed for VREF operation	BUFCONFIG = 1	1.62			V
VREF	Voltage reference output voltage	BUFCONFIG = 0	2.46	2.5	2.54	V
VREF	Voltage reference output voltage	BUFCONFIG = 1	1.38	1.4	1.42	V

7.15.4 Voltage Characterisitcs (Comparator)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD _{min}	Minimum supply voltage needed for VREF operation	BUFCONFIG = 0	2.7			V
VDD _{min}	Minimum supply voltage needed for VREF operation	BUFCONFIG = 1	1.62			V
VREF	Voltage reference output voltage	BUFCONFIG = 0	2.46	2.5	2.54	V
VREF	Voltage reference output voltage	BUFCONFIG = 1	1.38	1.4	1.42	V

7.16 Comparator (COMP)

7.16.1 Comparator Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Compara	tor Electrical Characteristics				'	
Vcm	Common mode input range		0		VDD	V
V _{offset}	Input offset voltage				±20	mV
		HYST = 00h		0.4		
V_{hys}	DC input hustareais	HYST = 01h		10		mV
	DC input hysteresis	HYST = 02h		20		IIIV
		HYST = 03h		30		
	Propagation delay, response	Output Filter off, Overdrive = 100 mV, High Speed Mode		32	50	ns
t _{PD_ls}	time	Output Filter off, Overdrive = 100 mV, Low Power Mode		1.2	4	μs
t _{en}	Comparator analys time	Startup time to reach propagation delay specification, High Speed Mode			5	μs
	Comparator enable time	Startup time to reach propagation delay specification, Low Power Mode			10	μs



7.16.1 Comparator Electrical Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Vcm = VDD/2, 100mV overdrive, DAC output as a voltage reference, VDD is reference for DAC, High Speed Mode		130	200	μΑ
I _{comp}	Comparator current consumption.	Vcm = VDD/2, 100mV overdrive, DAC output as a voltage reference, VDD is reference for DAC, Low Power Mode		0.85	2.7	μΑ
		Vcm = VDD/2, 100mV overdrive, comparator only. High Speed Mode		120	180	μА
		Vcm = VDD/2, 100mV overdrive, comparator only, Low Power Mode		0.7	2.1	μΑ
I _{comp}	Comparator +VREF current consumption in low power	Vcm = VDD/2, 100mV overdrive, DAC output as a voltage reference, Internal VREF is reference for DAC, Low Power Mode		1.5		uA
8-bit DAC El	ectrical Characteristics					
V _{dac}	DAC output range		0		VDD	V
V _{dac-code}	8-bit DAC output voltage for a given code	VIN = reference voltage into 8-bit DAC, code n = 0 to 255	(1	VIN × n+1) / 256		V
INL	Integral nonlinearity of 8-bit DAC		-1		1	LSB
DNL	Differential nonlinearity of 8-bit DAC		-1		1	LSB
Gain error	Gain error of 8-bit DAC	Reference voltage = VDD	-2		2	% of FSR
Offset error	Offset error of 8-bit DAC		-5		5	mV
t _{dac_settle}	8-bit DAC settling time in static mode	DACCODE0 = 0 → 255, DAC output accurate to 1 LSB		1.5		μs

7.17 LCD

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LCD Electric	cal Characteristics					
V _{CC, LCD, CP} en, 3.6	Supply voltage range, charge pump enabled, V _{LCD} ≤ 3.6 V	LCDCPEN = 1, 0000 < VLCDx ≤ 1111, LCDREFEN = 1 (charge pump enabled, VLCD ≤ 3.6 V)	1.62		3.6	V
Delta VLCD	1/4 bias mode	LCDCPEN = 1, 0000 < VLCDx ≤ 1111, LCDREFEN = 1 (charge pump enabled, VLCD ≤ 3.6 V)		60		mV
Delta VLCD	1/3 bias mode	LCDCPEN = 1, 0000 < VLCDx ≤ 1111, LCDREFEN = 1 (charge pump enabled, VLCD ≤ 3.6 V)		75		mV
V _{CC, LCD, ext.}	Supply voltage range, external biasing, charge pump enabled	LCDCPEN = 1, LCDREFEN = 0	1.62		3.6	V
V _{CC, LCD,} VLCDEXT	Supply voltage range, external LCD voltage, external biasing, charge pump disabled	LCDCPEN = 0, LCDSELVDD = 0	1.62		3.6	V
V _{R33}	External LCD voltage at R33, external biasing, charge pump disabled	LCDCPEN = 0, LCDSELVDD = 0	1.62		3.6	V
V _{R33}	LCD voltage at R33, internal biasing, charge pump enabled	LCDCPEN=1, LCDSELCDD=0, LCDREFEN=1	2.4		3.8	V
C _{LCDCAP}		+/=20% tolerance is recommended, ceramic caps X5R (Between LCDCAP0 and LCDCAP1)		0.47		μF
C _{R33}		+/=20% tolerance is recommended, ceramic caps X5R		0.47		μF



7.17 LCD (continued)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{R23}		+/=20% tolerance is recommended, ceramic caps X5R		0.47		μF
C _{R24}		+/=20% tolerance is recommended, ceramic caps X5R		0.47		μF
C _{R13}		+/=20% tolerance is recommended, ceramic caps X5R		0.47		μF
f _{Frame}	LCD frame frequency range	f_{LCD} = 2 × mux × f_{FRAME} with mux = 1 (static), 2, 3, 4, 8	16	32	64	Hz
f _{LFCLK, in}	LFCLK input frequency range	+/-10% accurate		32.768		kHz
C _{Panel}	Panel capacitance	32-Hz frame frequency			20	nF
V _{R33}	Analog input voltage at R33	LCDCPEN = 0, LCDSELVDD = 0, LCDREFEN = 0	1.6		3.6	V
V _{R23, 1/3bias}	Analog input voltage at R23 with 1/3 biasing	LCDCPEN = 0, LCDSELVDD = 0, LCDREFEN = 0	1.1		2.4	V
V _{R23, 1/4bias}	Analog input voltage at R23 with 1/4 biasing	LCDCPEN = 0, LCDSELVDD = 0, LCDREFEN = 0	1.2		2.7	V
V _{R24, 1/4bias}	Analog input voltage at R24 with 1/4 biasing	LCDCPEN = 0, LCDSELVDD = 0, LCDREFEN = 0	0.8		1.8	V
V _{R13, 1/3bias}	Analog input voltage at R13 with 1/3 biasing	LCDCPEN = 0, LCDSELVDD = 0, LCDREFEN = 0	0		1.2	V
V _{R14, 1/4bias}	Analog input voltage at R14 with 1/4 biasing	LCDCPEN = 0, LCDSELVDD = 0, LCDREFEN = 0	0		0.9	V
V _{LCDREF/R13}	External LCD reference voltage applied at LCDREF/R13 for 1/4 bias mode	LCDCPEN = 1, LCDSELVDD = 0, LCDREFEN = 0	0.6		0.9	V
V _{LCDREF/R13}	External LCD reference voltage applied at LCDREF/R13 for 1/3 bias mode	LCDCPEN = 1, LCDSELVDD = 0, LCDREFEN = 0	0.8		1.2	V
Tamb	Operating Temperature Range		-40	25	125	deg C
IDD LCD	Stand by power - External Biasing (Mode 0), Vboost = OFF. External resistor ladder. 5% matched tolerance and less than 1% individual tolerance	Vdd>=2.4V,LCDCPEN =0, LCDSELVDD=0,LCDSEL_VDD_R33=0,LCD INTBIASEN=0,LVDVERFEN=0, Vboost= OFF, External Supply on		100		nA
IDD LCD	Stand by power - External Biasing (Mode 0), Vboost = ON, External resistor ladder. Current through resistor ladder is not accounted in spec. 5% matched tolerance and less than 1% individual tolerance	Vdd<2.4V,LCDCPEN =0, LCDSELVDD=0,LCDSEL_VDD_R33=0,LCD INTBIASEN=0,LVDVERFEN=0, Vboost= ON, External Supply on		150		nA
IDD LCD	Stand by power - Internal Biasing (Mode 1). Enable VDD connection to R33 pin and add external resistor ladder.Current through resistor ladder is not accounted in spec	LCDCPEN =0, LCDSELVDD=1,LCDSEL_VDD_R33=0,LCD INTBIASEN=0, LCDVREFEN =0(Internal reference disabled),Vboost= OFF, External Supply Off		54		uA
IDD LCD	Stand by power - External Biasing (Mode 2). Check for LCD_HP_LP=0/1 and LCDBIASSEL=0/1	LCDCPEN =0, LCDSELVDD=0,LCDSEL_VDD_R33=0,LCD INTBIASEN=1, LCDVREFEN =0(Internal reference disabled),Vboost= OFF, External Supply on		100		nA



7.17 LCD (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IDD LCD	Stand by power - Internal Biasing (Mode 3). Check for LCD_HP_LP=0/1 and LCDBIASSEL=0/1. AVDD connected to internal ladder used to generate voltages	LCDCPEN =0, LCDSELVDD=0,LCDSEL_VDD_R33=1,LCD INTBIASEN=1, LCDVREFEN =0(Internal reference disabled),Vboost= OFF, External Supply off		57		uA
IDD LCD	Stand by power - External Biasing (Mode 4). Check for LCDBIASSEL=0/1. Vext connected to R33. CP used to generate voltage fractions	LCDCPEN =1, LCDSELVDD=0,LCDSEL_VDD_R33=0,LCD INTBIASEN=0, LCDVREFEN =0(Internal reference disabled),Vboost= OFF, External Supply on		200		nA
IDD LCD	Stand by power - Internal Biasing (Mode 5). Check for LCDBIASSEL=0/1.AVDD connected to R33. CP used to generate voltage fractions. LOADCAP0/1 are connected	LCDCPEN =1,LCDCPFSELx=0x2 LCDSELVDD=1,LCDSEL_VDD_R33=1,LCD INTBIASEN=0, LCDVREFEN =0(Internal reference disabled),Vboost= OFF, External Supply off		300		nA
IDD LCD	Stand by power - External Biasing (Mode 6). CP used to generate 1/3 and 1/4 voltage fractions. Vext connected to R13. LOADCAP0/1 are connected	LCDCPEN =1, LCDSELVDD=0,LCDSEL_VDD_R33=1,LCD INTBIASEN=0, LCDVREFEN =0(Internal reference disabled),Vboost= OFF, External Supply on		200		nA
IDD LCD	Stand by power - Internal Biasing (Mode 7). CP used to generate 1/3 and 1/4 voltage fractions. LOADCAP0/1 are connected. Vboost = OFF	LCDCPEN =1,LCDCPFSELx=0x2,VLCDx=3V LCDSELVDD=0,LCDSEL_VDD_R33=1,LCD INTBIASEN=0, LCDVREFEN =1(Internal reference enabled),LCDREFMODE =0/1		1.2		μА
IDD LCD	Stand by power - Internal Biasing (Mode 7). CP used to generate 1/3 and 1/4 voltage fractions. LOADCAP0/1 are connected. Vboost = ON	LCDCPEN =1,LCDCPFSELx=0x2,VLCDx=3V LCDSELVDD=0,LCDSEL_VDD_R33=1,LCD INTBIASEN=0, LCDVREFEN =1(Internal reference enabled),LCDREFMODE =0/1		1.5		μА

7.18 I2C

7.18.1 I2C Characteristics

	PARAMETERS	TEST CONDITIONS	Standard	mode	Fast mo	de	Fast mode plus		UNIT
	PARAMETERS	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
f _{I2C}	I2C input clock frequency	I2C in Power Domain0	2	32	8	32	20	32	MHz
f _{SCL}	SCL clock frequency		0.025	0.1		0.4		1	MHz
t _{HD,STA}	Hold time (repeated) START		4		0.6		0.26		us
t _{LOW}	LOW period of the SCL clock		4.7		1.3		0.5		us
t _{HIGH}	High period of the SCL clock		4		0.6		0.26		us
t _{SU,STA}	Setup time for a repeated START		4.7		0.6		0.26		us
t _{HD,DAT}	Data hold time		0		0		0		ns
t _{SU,DAT}	Data setup time		250		100		50		ns
t _{SU,STO}	Setup time for STOP		4		0.6		0.26		us
t _{BUF}	bus free time between a STOP and START condition		4.7		1.3		0.5		us
t _{VD;DAT}	data valid time			3.45		0.9		0.45	us



7.18.1 I2C Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	Standard mode		Fast mode		Fast mode plus		UNIT
		1231 CONDITIONS	MIN MAX	MIN	MAX	MIN	MAX	UNII	
t _{VD;ACK}	data valid acknowledge time			3.45		0.9		0.45	us

7.18.2 I2C Filter

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pulse duration of spikes suppressed by	AGFSELx = 0		6		ns	
	AGFSELx = 1		14	35	ns	
† _{SP}	input filter	AGFSELx = 2		22	60	ns
	AGFSELx = 3		35	90	ns	

7.18.3 I²C Timing Diagram




Figure 7-4. I2C Timing Diagram

7.19 SPI

7.19.1 SPI

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPI						
f _{SPI}	SPI clock frequency	Clock max speed = 32MHz 1.62 < VDD < 3.6V Controller mode			16	MHz
f _{SPI}	SPI clock frequency	Clock max speed = 32MHz 1.62 < VDD < 3.6V Peripheral mode			16	MHz
DC _{SCK}	SCK Duty Cycle		40	50	60	%
Controller						
t _{SCLK_H/L}	SCLK High or Low time		(tSPI/2) - 1	tSPI / 2	(tSPI/2) + 1	ns
t _{CS.LEAD}	CS lead-time, CS active to clock	SPH=0	1 SPI Clock			ns
t _{CS.LEAD}	CS lead-time, CS active to clock	SPH=1	1/2 SPI Clock			ns
t _{CS.LAG}	CS lag time, Last clock to CS inactive		1 SPI Clock			ns
t _{CS.ACC}	CS access time, CS active to PICO data out				1/2 SPI Clock	ns



7.19.1 SPI (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{CS.DIS}	CS disable time, CS inactive to PICO high inpedance				1 SPI Clock	ns
t _{su.cı}	POCI input data setup time (1)	2.7 < VDD < 3.6V, delayed sampling enabled	1			ns
t _{su.cı}	POCI input data setup time (1)	1.62 < VDD < 2.7V, delayed sampling enabled	1			ns
t _{SU.CI}	POCI input data setup time (1)	2.7 < VDD < 3.6V, no delayed sampling	29			ns
t _{SU.CI}	POCI input data setup time (1)	1.62 < VDD < 2.7V, no delayed sampling	37			ns
t _{HD.CI}	POCI input data hold time	delayed sampling enabled	24			ns
t _{HD.CI}	POCI input data hold time	no delayed sampling enabled	0			ns
t _{VALID.CO}	PICO output data valid time (2)			-	10	ns
t _{HD.CO}	PICO output data hold time (3)		6	-		ns
Peripheral			•			
t _{CS.LEAD}	CS lead-time, CS active to clock		11			ns
t _{CS.LAG}	CS lag time, Last clock to CS inactive		1			ns
t _{CS.ACC}	CS access time, CS active to POCI data out				26	ns
t _{CS.DIS}	CS disable time, CS inactive to POCI high impedance				26	ns
t _{SU.PI}	PICO input data setup time		7			ns
t _{HD.PI}	PICO input data hold time		0			ns
t _{VALID.PO}	POCI output data valid time ⁽²⁾	2.7 < VDD < 3.6V			25	ns
t _{VALID.PO}	POCI output data valid time ⁽²⁾	1.62 < VDD < 2.7V			31	ns
t _{HD.PO}	POCI output data hold time ⁽³⁾		5			ns

- (1) The POCI input data setup time can be fully compensated when delayed sampling feature is enabled.
- (2) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge
- (3) Specifies how long data on the output is valid after the output changing SCLK clock edge

7.19.2 SPI Timing Diagram




Figure 7-5. SPI Timing Diagram - Controller Mode






Figure 7-6. SPI Timing Diagram - Peripheral Mode

7.20 UART

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{UART}	UART input clock frequency				32	MHz
f _{BITCLK}	BITCLK clock frequency(equals baud rate in MBaud)				4	MHz
t _{SP}	Pulse duration of spikes suppressed by input filter	AGFSELx = 0		6		ns
t _{SP}	Pulse duration of spikes suppressed by input filter	AGFSELx = 1		14	35	ns
t _{SP}	Pulse duration of spikes suppressed by input filter	AGFSELx = 2		22	60	ns
t _{SP}	Pulse duration of spikes suppressed by input filter	AGFSELx = 3		35	90	ns

7.21 TIMx

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP MAX	UNIT
+	Timer resolution time	f _{TIMxCLK} = 32MHz	31.25		ns
t _{res}	Timer resolution time		1		$t_{TIMxCLK}$
t _{res}	Timer resolution time	TIMx with 16bit counter		16	bit
t _{res}	Timer resolution time	TIMx with 32bit counter		32	bit
		f _{TIMxCLK} = 32MHz	0.03125	134.21	s
t _{COUNTER} 32-bit counter clock period		1	42949672 96	t _{TIMxCLK}	
	16-bit counter clock period	f _{TIMxCLK} = 32MHz	0.03125	2048	us
tCOUNTER			1	65536	t _{TIMxCLK}

7.22 TRNG



7.22.1 TRNG Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRNGIACT	TRNG active current	TRNG clock = 20MHz		115		μΑ

7.22.2 TRNG Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRNGCLK _F	TRNG input clock frequency		9.5	10	25	MHz
TRNG _{STARTUP}	TRNG startup time			520		μs
TRNG _{LAT32}	Latency to generate 32 random bits	Decimation ratio = 4, TRNG clock = 20MHz		6.4		μs
TRNG _{LAT256}	Latency to generate 256 random bits	Decimation ratio = 4, TRNG clock = 20MHz		51.2		μs

7.23 Emulation and Debug

7.23.1 SWD Timing

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SWD}	SWD frequency				10	MHz



8 Detailed Description

The following sections describe all of the components that make up the devices in this data sheet. The peripherals integrated into these devices are configured by software through Memory Mapped Registers (MMRs). For more details, see the corresponding chapter of the MSPMO L-Series 32MHz Microcontrollers Technical Reference Manual.

8.1 Functional Block Diagram

Figure 8-1 shows the functional block diagram.






Figure 8-1. MSPM0Lx22x Functional Block Diagram

8.2 CPU

The CPU subsystem (MCPUSS) implements an Arm Cortex-M0+ CPU, an instruction pre-fetch/cache, a system timer, a memory protection unit, and interrupt management features. The Arm Cortex-M0+ is a cost-optimized,



32-bit CPU which delivers high performance and low power to embedded applications. Key features of the CPU Sub System include:

- Arm Cortex-M0+ CPU supporting clock frequencies up to 32kHz
 - ARMv6-M Thumb instruction set (little endian) with single-cycle 32×32 multiply instruction
 - Single-cycle access to GPIO registers through Arm single-cycle IO port
- Pre-fetch logic to improve seguential code execution, and I-cache with four 64-bit cache lines
- System timer (SysTick) with 24-bit down counter and automatic reload
- · Memory protection unit (MPU) with 8 programmable regions
- · Nested vectored interrupt controller (NVIC) with 4 programmable priority levels and tail-chaining
- · Interrupt groups for expanding the total interrupt sources, with jump index for low interrupt latency

8.3 Operating Modes

MSPM0 MCUs provide five main operating modes (power modes) to allow for optimization of the device power consumption based on application requirements. In order of decreasing power, the modes are: RUN, SLEEP, STOP, STANDBY, and SHUTDOWN. The CPU is active executing code in RUN mode. Peripheral interrupt events can wake the device from SLEEP, STOP, or STANDBY mode to the RUN mode. SHUTDOWN mode completely disables the internal core regulator to minimize power consumption, and wake is only possible via NRST, SWD, or a logic level match on certain IOs. RUN, SLEEP, STOP, and STANDBY modes also include several configurable policy options (for example, RUN.x) for balancing performance with power consumption.

To further balance performance and power consumption, MSPM0 devices implement two power domains: **PD1** (for the CPU, memories, and high performance peripherals), and **PD0** (for low speed, low power peripherals).

- PD1 is always powered in RUN and SLEEP modes, but is disabled in all other modes.
- PD0 is always powered in RUN, SLEEP, STOP, and STANDBY modes.
- PD1 and PD0 are both disabled in SHUTDOWN mode.
- PDB (for VBAT island) is operational irrespective of mode.

8.3.1 Functionality by Operating Mode (MSPM0Lx22x)

Supported functionality in each operating mode is given in Table 8-1.

Functional key:

- EN: The function is enabled in the specified mode.
- **DIS**: The function is disabled (either clock or power gated) in the specified mode, but the function's configuration is retained.
- OPT: The function is optional in the specified mode, and remains enabled if configured to be enabled.
- NS: The function is not automatically disabled in the specified mode but is not supported.
- **OFF**: The function is fully powered off in the specified mode, and no configuration information is retained. When waking up from an OFF state, all module registers must be re-configured to the desired settings by application software.

Table 8-1. Supported Functionality by Operating Mode

OPERATING MODE		RUN				SLEEP		STOP			STANDBY		Z
		RUN0	RUN1	RUN2	SLEEPO	SLEEP1	SLEEP2	STOP0	STOP1	STOP2	STANDBY0	STANDBY1	SHUTDOW
	SYSOSC	EN	EN	DIS	EN	EN	DIS	OPT ⁽¹⁾	EN	DIS	DIS	DIS	OFF
Oscillators	LFOSC or LFXT	EN (LFOSC or LFXT)								EN			
	HFXT	OPT	DIS	DIS	OPT	DIS	DIS	DIS	DIS	DIS	DIS	DIS	OFF

Table 8-1. Supported Functionality by Operating Mode (continued)

	•		RUN	ortea i		SLEEP	y Open	ating ivi	STOP	, iiiiiiao		NDBY	_	
OPERATING MODE		RUNO	RUN1	RUN2	SLEEPO	SLEEP1	SLEEP2	STOP0	STOP1	STOP2	STANDBY0	STANDBY1	SHUTDOWN	
	CPUCLK	32MHz	32kHz	32kHz				D	IS					
	MCLK to PD1	32MHz	32kHz	32kHz	32MHz	32kHz	32kHz			DIS			OFF	
	ULPCLK to PD0	32MHz	32kHz	32kHz	32MHz	32kHz	32kHz	4MHz ⁽¹⁾	4MHz	32kHz DIS		OFF		
	ULPCLK to TIMG0, TIMG4, TIMG5, TIMG8, TIMG12, TIMA0	32MHz	32kHz	32kHz	32MHz	32kHz	32kHz	4MHz ⁽¹⁾	4MHz		32kHz		OFF	
	MFCLK	OPT	D	IS	OPT	D	IS	O	PT	DIS			OFF	
Clocks	MFPCLK	OPT	D	IS	OPT	D	IS	O	PT	DIS			OFF	
	LFCLK	32kHz DIS									OFF			
	LFCLK to TIMG0, TIMG4, TIMG5, TIMG8, TIMG12, TIMA0	32kHz										OFF		
	LFCLK Monitor	ОРТ										OFF		
	MCLK Monitor	OPT DIS									OFF			
	POR monitor						E	ΞN						
PMU	BOR monitor	EN											OFF	
	Core regulator	FULL DRIVE REDUCED DRIVE LOW DRIVE										OFF		
	POR monitor	EN												
VBAT	BOR monitor	EN												
	Core regulator	EN												
Core Functions	CPU	EN DIS								OFF				
	DMA	OPT DIS (triggers supported)								OFF				
	Flash	EN DIS								OFF				
	SRAM	EN DIS								OFF				
	CRC	OPT										OFF		
PD1 Peripherals	SPI0, SPI1						OPT						OFF	
. c.ipiioiaio	AESADV	OPT								OFF				



Table 8-1. Supported Functionality by Operating Mode (continued)

OPERATING MODE			RUN			SLEEP	<u> </u>		STOP			NDBY	z
		RUNO	RUN1	RUNZ	SLEEP0	SLEEP1	SLEEP2	STOP0	STOP1	STOP2	STANDBY0	STANDBY1	SHUTDOWN
	Keystore				•		OPT						OFF
	UARTO, UART1, UART2, UART3, UART4		OPT OPT ⁽²⁾										OFF
	I2C0, I2C1					0	PT					OPT ⁽²⁾	OFF
PD0 Peripherals	TIMG0, TIMG4, TIMG5, TIMG8, TIMG12	OPT									OFF		
	TIMA0	OPT									OFF		
	COMP0	OPT									OFF		
	LCD	OPT								OFF			
	GPIOA, GPIOB, GPIOC ⁽³⁾	OPT OPT ⁽²⁾								OFF			
	WWDT0	OPT DIS								OFF			
	IWDT	OPT									OPT		
LFSS	RTC_A	OPT									OPT		
Peripherals	Tamper I/O, SPM	ОРТ										OPT	
	TRNG	OPT									OFF		
	ADC0 (3)	OPT NS (triggers supported)							OFF				
Analog	COMP0	OPT OPT OPT OPT OPT OPT OPT OPT (ULP)							OFF				
	Temperature Sensor	OPT OFF									OFF		
IOMUX and IO Wakeup		EN									DIS w/ WAKE		
Wake Sources		N/A ANY IRQ PD0 IRQ						IOMUX, NRST, SWD					

- If STOP0 is entered from RUN1 (SYSOSC enabled but MCLK sourced from LFCLK), SYSOSC remains enabled as in RUN1, and ULPCLK remains at 32kHz as in RUN1. If STOP0 is entered from RUN2 (SYSOSC was disabled and MCLK was sourced from LFCLK), SYSOSC remains disabled as in RUN2, and ULPCLK remains at 32kHz as in RUN2.
- (2) When using the STANDBY1 policy for STANDBY, all TIMx instances and the RTC are clocked. Other PD0 peripherals can generate an asynchronous fast clock request upon external activity but are not actively clocked.
- For ADCx and GPIO Ports A, B and C, the digital logic is in PD0 and the register interface is in PD1. These peripherals support fast single-cycle register access when PD1 is active and also support basic operation down to STANDBY mode where PD0 is still active.

8.4 Security

This PSA-L1 certified device offers several security features, including:

- Debug security
- Device identify
- Crypto acceleration
- True random number generation
- Flash write-erase protection
- Flash read-execute protection
- Flash IP protection
- SRAM write-execute mutual exclusion
- Secure boot
- Secure firmware update



- Secure key storage
- Customer secure code

For more details, see the Security chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.5 Power Management Unit (PMU)

The power management unit (PMU) generates the internally regulated core supplies for the device and provides supervision of the external supply (VDD). The PMU also contains the bandgap voltage reference used by the PMU itself as well as analog peripherals. Key features of the PMU include:

- Power-on reset (POR) supply monitor
- Brown-out reset (BOR) supply monitor with early warning capability using three programmable thresholds
- Core regulator with support for RUN, SLEEP, STOP, and STANDBY mode to dynamically balance performance with power consumption
- Parity-protected trim to immediately generate a power-on reset (POR) in the event that a power management trim is corrupted

For more details, see the PMU chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.6 Clock Module (CKM)

The clock module provides the following oscillators:

- **LFOSC**: Internal low-frequency oscillator (32kHz)
- SYSOSC: Internal high-frequency oscillator (4MHz or 32MHz with factory trim, 16MHz or 24MHz with user trim)
- LFXT/LFCKIN: low-frequency external crystal oscillator or digital clock input (32kHz)
- HFXT/HFCKIN: high-frequency external crystal oscillator or digital clock input (4MHz to 32MHz)

The following clocks are distributed by the clock module for use by the processor, bus, and peripherals:

- MCLK: Main system clock for PD1 peripherals, derived from SYSOSC, LFCLK, or HSCLK, active in RUN and SLEEP modes
- **CPUCLK**: Clock for the processor (derived from MCLK), active in RUN mode
- ULPCLK: Ultra-low power clock for PD0 peripherals, active in RUN, SLEEP, STOP, and STANDBY modes
- MFCLK: 4MHz fixed mid-frequency clock for peripherals, available in RUN, SLEEP, and STOP modes
- MFPCLK: 4MHz fixed mid-frequency precision clock, available in RUN, SLEEP, and STOP modes
- LFCLK: 32kHz fixed low-frequency clock for peripherals or MCLK, active in RUN, SLEEP, STOP, and STANDBY modes
- ADCCLK: ADC clock, available in RUN, SLEEP and STOP modes
- CLK OUT: Used to output a clock externally, available in RUN, SLEEP, STOP, and STANDBY modes
- HFCLK: High frequency clock derived from HFXT or HFCLK_IN, available in RUN and SLEEP mode
- HSCLK: High speed clock derived from HFCLK or the SYSPLL, available in RUN and SLEEP mode

For more details, see the CKM chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.7 DMA

The direct memory access (DMA) controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA can be used to move data from ADC conversion memory to SRAM. The DMA reduces system power consumption by allowing the CPU to remain in low power mode, without having to awaken to move data to or from a peripheral.

The DMA in these devices support the following key features:

- 7 independent DMA transfer channels
- Configurable DMA channel priorities



- Byte (8-bit), short word (16-bit), word (32-bit) and long word (64-bit) or mixed byte and word transfer capability
- Transfer counter block size supports up to 64k transfers of any data type
- Configurable DMA transfer trigger selection
- · Active channel interruption to service other channels
- · Early interrupt generation for ping-pong buffer architecture
- Cascading channels upon completion of activity on another channel
- Stride mode to support data re-organization, such as 3-phase metering applications

Table 8-2 lists the available triggers for the DMA which are configured using the DMATCTL.DMATSEL control bits in the DMA memory mapped registers.

Table 8-2. DMA Trigger Mapping

DMACTL.DMATSEL	TRIGGER SOURCE	DMACTL.DMATSEL	TRIGGER SOURCE
0	Software	13	SPI1 Publisher 1
1	Generic Subscriber 0 (FSUB_0)	14	SPI1 Publisher 2
2	Generic Subscriber 0 (FSUB_1)	15	UART0 Publisher 1
3	AES Publisher 1	16	UART0 Publisher 2
4	AES Publisher 1	17	UART1 Publisher 1
5	I2C0 Publisher 1	18	UART1 Publisher 2
6	I2C0 Publisher 2	19	UART2 Publisher 1
7	I2C1 Publisher 1	20	UART2 Publisher 2
8	I2C1 Publisher 2	21	UART3 Publisher 1
9	I2C2 Publisher 1	22	UART3 Publisher 2
10	I2C2 Publisher 2	23	UART4 Publisher 1
11	SPI0 Publisher 1	24	UART4 Publisher 2
12	SPI1 Publisher 2	25	ADC0 Publisher 2

For more details, see the DMA chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.8 Events

The event manager transfers digital events from one entity (for example, a peripheral) to another (for example, a second peripheral, the DMA, or the CPU). The event manager implements event transfer through a defined set of event publishers (generators) and subscribers (receivers) which are interconnected through an event fabric containing a combination of static and programmable routes.

Events which are transferred by the event manager include:

- Peripheral event transferred to the CPU as an interrupt request (IRQ) (Static Event)
 - Example: RTC interrupt is sent to the CPU
- Peripheral event transferred to the DMA as a DMA trigger (DMA Event)
 - Example: UART data receive trigger to DMA to request a DMA transfer
- Peripheral event transferred to another peripheral to directly trigger an action in hardware (Generic Event)
 - Example: TIMx timer peripheral publishes a periodic event to the ADC subscriber port, and the ADC uses the event to trigger start-of-sampling

For more details, see the EVENT chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.



Table 8-3. Generic Event Channels

A generic route is either a point-to-point (1:1) route or a point-to-two (1:2) splitter route in which the peripheral publishing the event is configured to use one of several available generic route channels to publish its event to another entity (or entities, in the case of a splitter route), where an entity may be another peripheral, a generic DMA trigger event, or a generic CPU event.

CHANID	Generic Route Channel Selection	Channel Type
0	No generic event channel selected	N/A
1	Generic event channel 1 selected	1:1
2	Generic event channel 2 selected	1:1
3	Generic event channel 3 selected	1:1
4	Generic event channel 4 selected	1:1
5	Generic event channel 5 selected	1:1
6	Generic event channel 6 selected	1:1
7	Generic event channel 7 selected	1:1
8	Generic event channel 8 selected	1:1
9	Generic event channel 9 selected	1:1
10	Generic event channel 10 selected	1:1
11	Generic event channel 11 selected	1:1
12	Generic event channel 12 selected	1 : 2 (splitter)
13	Generic event channel 13 selected	1 : 2 (splitter)
14	Generic event channel 14 selected	1 : 2 (splitter)
15	Generic event channel 15 selected	1 : 2 (splitter)

8.9 Memory

8.9.1 Memory Organization

Table 8-4 summarizes the memory map of the devices. For more information about the memory region detail, see the *Platform Memory Map* section in the *MSPM0 Lx22x-Series 32MHz Microcontrollers Technical Reference Manual*.

Table 8-4. Memory Organization

MEMORY REGION	SUBREGION	MSP0L1227, MSPM0L2227	MSPM0L1228, MSPM0L2228
	MAIN ECC Corrected	64KB ⁽¹⁾	128KB ⁽¹⁾
Code (Flash Bank 0)		0x0000.0000 to 0x0000.FFFF	0x0000.0000 to 0x0001.FFFF
Code (Flasii Balik 0)	MAIN ECC Uncorrected	0x0040.0000 to 0x0040.FFFF	0x0040.0000 to 0x0041.FFFF
	Flash ECC code	0x0080.0000 to 0x0080.FFFF	0x0080.0000 to 0x0081.FFFF
	MAIN ECC Corrected	64KB ⁽¹⁾	128KB ⁽¹⁾
Cada (Flash Bank 1)	WAIN EGG GOTTEGGG	0x0001.0000 to 0x0001.FFFF	0x0002.0000 to 0x0003.FFFF
Code (Flash Bank 1)	MAIN ECC Uncorrected	0x0041.0000 to 0x0041.FFFF	0x0042.0000 to 0x0043.FFFF
	Flash ECC code	0x0081.0000 to 0x0081.FFFF	0x0082.0000 to 0x0083.FFFF
	SRAM "ECC Checked"	32KB	32KB
	STAIN ECC CHECKED	0x2000.0000 to 0x2000.7FFF	0x2000.0000 to 0x2000.7FFF
SRAM (SRAM)	Parity checked	0x2010.0000 to 0x2010.7FFF	0x2010.0000 to 0x2010.7FFF
SKAIVI (SKAIVI)	Un-checked	0x2020.0000 to 0x2020.7FFF	0x2020.0000 to 0x2020.7FFF
	ECC/parity code	0x2030.0000 to 0x2030.7FFF	0x2030.0000 to 0x2030.7FFF



Table 8-4. Memory Organization (continued)

MEMORY REGION	SUBREGION	MSP0L1227, MSPM0L2227	MSPM0L1228, MSPM0L2228
	Peripherals	0x4000.4000 to 0x4087.1FFF	0x4000.4000 to 0x4087.1FFF
	Configuration NVM (NONMAIN) Corrected	0x41C0.0000 to 0x41C0.03FF	0x41C0.0000 to 0x41C0.03FF
B	Configuration NVM (NONMAIN) Uncorrected	0x41C1.0000 to 0x41C1.03FF	0x41C1.0000 to 0x41C1.03FF
Peripheral	Configuration NVM (NONMAIN) ECC code	0x41C2.0000 to 0x41C2.03FF	0x41C2.0000 to 0x41C2.03FF
	FACTORY Corrected	0x41C4.0000 to 0x41C4.01FF	0x41C4.0000 to 0x41C4.01FF
	FACTORY Uncorrected	0x41C5.0000 to 0x41C5.01FF	0x41C5.0000 to 0x41C5.01FF
	FACTORY ECC code	0x41C6.0000 to 0x41C6.01FF	0x41C6.0000 to 0x41C6.01FF
Su	bsystem	0x6000.0000 to 0x7FFF.FFFF	0x6000.0000 to 0x7FFF.FFFF
Sys	System PPB		0xE000.0000 to 0xE00F.FFFF

⁽¹⁾ First 32KB flash memory (address 0x0000.0000 to 0x0000.8000) has up to 100000 program/erase cycles.

8.9.2 Peripheral File Map

Table 8-5 lists the available peripherals and the register base address for each.

Table 8-5. Peripherals Summary

PERIPHERAL NAME	BASE ADDRESS	SIZE
ADC0	0x40004000	0x2000
COMP0	0x40008000	0x2000
VREF	0x40030000	0x2000
LCD	0x40070000	0x2000
WWDT0	0x40080000	0x2000
TIMG0	0x40084000	0x2000
TIMG4	0x4008C000	0x2000
TIMG5	0x4008E000	0x2000
TIMG8	0x40090000	0x2000
LFSS (SPM, TIO)	0x40094000	0x2000
RTC_A	0x40095100	0xFD
IWDT	0x40095300	0xFD
GPIOA	0x400A0000	0x2000
GPIOB	0x400A2000	0x2000
GPIOC	0x400A4000	0x2000
KEYSTORE	0x400AC000	0x2000
SYSCTL	0x400AF000	0x4000
DEBUGSS	0x400C7000	0x2000
EVENT	0x400C9000	0x3000
NVM	0x400CD000	0x2000
I2C0	0x400F0000	0x2000
I2C1	0x400F2000	0x2000
I2C2	0x400F4000	0x2000
UART2	0x40100000	0x2000
UART3	0x40102000	0x2000
UART4	0x40104000	0x2000
UART0	0x40108000	0x2000
UART1	0x4010A000	0x2000



Table 8-5. Peripherals Summary (continued)

PERIPHERAL NAME	BASE ADDRESS	SIZE
MCPUSS	0x40400000	0x2000
WUC	0x40424000	0x2000
IOMUX	0x40428000	0x2000
DMA	0x4042A000	0x2000
CRC	0x40440000	0x2000
AESADV	0x40442000	0x2000
TRNG	0x40444000	0x2000
SPI0	0x40468000	0x2000
SPI1	0x4046A000	0x2000
ADC0 ⁽¹⁾	0x4055A000	0x2000
TIMA0	0x40860000	0x2000
TIMG12	0x40870000	0x2000



8.9.3 Peripheral Interrupt Vector

Table 8-6 shows the IRQ number and the interrupt group number for each peripheral in this device.

Table 8-6. Interrupt vector number

0 0 0 0 0	9 Croup IIDX 0 2 3
0	2
0	
	3
0	J
	4
0	5
0	6
1	0
1	1
1	2
1	5
1	6
2	-
3	-
4	-
9	-
10	-
13	-
14	-
15	-
16	-
18	-
20	-
21	-
22	-
23	-
24	-
25	-
26	-
28	-
29	-
30	-
31	-
	0 0 1 1 1 1 1 1 1 1 2 3 4 9 10 13 14 15 16 18 20 21 22 23 24 25 26 28 29 30

8.10 Flash Memory

A dual bank of nonvolatile flash memory (up to 128KB or 256KB total) is provided for storing executable program code and application data.

Key features of the flash include:

- Hardware ECC protection (encode and decode) with single bit error correction and double-bit error detection
- In-circuit program and erase operations supported across the entire recommended supply range
- Small 1KB sector sizes (minimum erase resolution of 1KB)
- Up to 100000 program/erase cycles on the lower 32KB of the flash memory, with up to 10000 program/erase cycles on the remaining flash memory (devices with 32KB support 100000 cycles on the entire flash memory)



For more details, see the NVM chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.11 **SRAM**

MSPM0 MCUs include a low power, high performance SRAM memory with zero wait state access across the supported CPU frequency range of the device. MSPM0 MCUs also provide up to 128KB of ECC protected SRAM with hardware parity. SRAM memory may be used for storing volatile information such as the call stack, heap, global data, and code. The SRAM memory content is fully retained in RUN, SLEEP, STOP, and STANDBY modes and is lost in shutdown mode.

A write-execute mutual exclusion mechanism is provided to allow the application to partition the SRAM into two sections: a read-write (RW) partition and a read-execute (RX) partition. The RX partition occupies the upper portion of the SRAM address space. Write protection is useful when placing executable code into SRAM as it provides a level of protection against unintentional overwrites of code by either the CPU or DMA. Placing code in SRAM can improve performance of critical loops by enabling zero wait state operation and lower power consumption.

8.12 **GPIO**

The general purpose input/output (GPIO) peripheral provides the user with a means to write data out and read data in to and from the device pins. Through the use of the Port A, Port B and Port C GPIO peripherals, these devices support up to 60 GPIO pins.

The key features of the GPIO module include:

- 0 wait state MMR access from CPU
- · Set/Clear/Toggle multiple bits without the need of a read-modify-write construct in software
- · GPIOs with "Standard with Wake" drive functionality able to wake the device from SHUTDOWN mode
- "FastWake" feature enables low-power wakeup from STOP and STANDBY modes for any GPIO port
- User controlled input filtering

For more details, see the GPIO chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.13 IOMUX

The IOMUX peripheral enables IO pad configuration and controls digital data flow to and from the device pins. The key features of the IOMUX include:

- IO Pad configuration registers allow for programmable drive strength, speed, pullup-down, and more
- · Digital pin muxing allows for multiple peripheral signals to be routed to the same IO pad
- Pin functions and capabilities are user-configured using the PINCM register

For more details, see the IOMUX chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.14 ADC

The 12-bit analog-to-digital converter (ADC) module in these devices support fast 12-bit conversions with single-ended inputs.

ADC features include:

- 12-bit output resolution at up to 1.68Msps with greater than 11-bit ENOB
- Hardware averaging enables 14-bit conversion resolution at 105ksps
- Up to 26 external input channels
- Internal channels for temperature sensing, supply monitoring, and analog signal chain
- Software selectable reference:
 - Configurable internal dedicated ADC reference voltage of 1.4V and 2.5V (VREF)
 - MCU supply voltage (VDD)
 - External reference supplied to the ADC through the VREF+ and VREF- pins

Operates in RUN, SLEEP, and STOP modes and supports triggers from STANDBY mode

Table 8-7. ADC Channel Mapping

Channel [0:15]	Signal Name (ADC0) ^{(1) (2)}	Channel [16:31]	Signal Name (ADC0) ⁽¹⁾ (2)
0	A0_0	16	A0_16
1	A0_1	17	A0_17
2	A0_2	18	A0_18
3	A0_3	19	A0_19
4	A0_4	20	A0_20
5	A0_5	21	A0_21
6	A0_6	22	A0_22
7	A0_7	23	A0_23
8	A0_8	24	A0_24
9	A0_9	25	A0_25
10	A0_10	26	-
11	A0_11	27	-
12	A0_12	28	VREF
13	A0_13	29	Temperature Sensor
14	A0_14	30	VBAT Monitor
15	A0_15	31	Supply/Battery Monitor

⁽¹⁾ Italicized signal names are purely internal to the device. These signals are used for internal peripheral interconnections.

For more details, see the ADC chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.15 Temperature Sensor

The temperature sensor provides a voltage output that changes linearly with device temperature. The temperature sensor output is internally connected to one of ADC input channels to enable a temperature-to-digital conversion.

A unit-specific single-point calibration value for the temperature sensor is provided in the factory constants memory region. This calibration value represents the ADC conversion result (in ADC code format) corresponding to the temperature sensor being measured in 12-bit mode with the 1.4V internal VREF at the factory trim temperature (TS_{TRIM}). This calibration value can be used with the temperature sensor temperature coefficient (TS_c) to estimate the device temperature. See the temperature sensor section of the *MSPMO L-Series 32MHz Microcontrollers Technical Reference Manual* for guidance on estimating the device temperature with the factory trim value.

8.16 LFSS

The Low-Frequency Subsystem (LFSS) combines several functional peripherals under one shared subsystem. These peripherals are clocked by the low-frequency clock (LFCLK) or need to be active during low-power modes. In this device, LFSS is powered by a separate battery backup domain called VBAT. The low-frequency clock has a typical frequency of 32kHz and is mainly intended for long-term timekeeping.

LFSS in this device contains following components:

- A dedicated battery backup domain supply and dedicated pin (VBAT)
- Real-time clock (RTC A) with additional prescalar extension and timestamp captures
- An asynchronous Independent Watchdog Timer (IWDT)
- Tamper detection input / output (TIO) module
- · Tamper detection with timestamp
- · A small scratchpad memory storage (SPM)
- Heartbeat generator

⁽²⁾ For more information about device analog connections, refer to Section 8.31



For more details, see the LFSS chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.17 VREF

VREF for ADC

The voltage reference module (VREF) contains a configurable voltage reference buffer dedicated for the on-board ADC. The devices also support connection of an external reference for applications in which higher accuracy is required.

VREF features include:

- 1.4V and 2.5V user-selectable internal references. Same reference voltage will be selected for ADC and COMP
- Internal reference supports ADC operation at 200ksps
- · Support for bringing in an external reference on VREF+ and VREF- device pins
- Requires a decoupling capacitor placed on VREF+ pin and VREF- pins for proper operation. See VREF specification section for more details

VREF for COMP

The voltage reference module (VREF) contains a configurable voltage reference buffer dedicated for the on-board COMP. The devices also support connection of an external reference for applications in which higher accuracy is required.

VREF features include:

- 1.4V and 2.5V user-selectable internal reference for COMP. Same reference voltage will be selected for ADC and COMP.
- Supports low power mode operation of COMP+VREF in standby mode.
- Support for bringing in an external reference on VREF+ and VREF- device pins.
- Requires a decoupling capacitor placed on VREF+ pin and VREF- pins for proper operation. See VREF specification section for more details.

For more details, see the VREF chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.18 COMP

The comparator peripheral in the device compares the voltage levels on two inputs terminals and provides a digital output based on this comparison. It supports the following key features:

- Programmable hysteresis
- Programmable reference voltage:
 - External reference voltage (VREF IO)
 - Dedicated Internal reference voltage (1.4V, 2.5V) available in RUN/SLEEP/STOP/STANDBY modes.
 - Integrated 8-bit reference DAC
- Configurable operation modes:
 - High speed mode
 - Lower power mode
- Programmable output glitch filter delay
- Support output wake up device from all low power modes
- Output connected to advanced timer fault handling mechanism
- The IPSEL and IMSEL bits in comparator registers can be used to select the comparator channel inputs from device pins or from internal analog modules.



Table 8-8. COMP0 Input Channel Selection

IPSEL / IMSEL BITS	POSITIVE TERMINAL INPUT	NEGATIVE TERMINAL INPUT
0x0	COMP0_IN0+	COMP0_IN0-
0x1	COMP0_IN1+	COMP0_IN1-
0x2	COMP0_IN2+	COMP0_IN2-
0x3	COMP0_IN3+	-
0x5	-	Temp Sensor output

For more information about device analog connections, refer to Section 8.31.

For more details, see the COMP chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.19 TRNG

The true random number generator (TRNG) utilizes an internal circuit to generate 32-bit random numbers. The TRNG is intended to be used as a source to a deterministic random number generator (DRNG) to build a FIPS-140-2 compliant system. Key features of the TRNG include:

- · Generation of 32-bit random numbers
- A new 32-bit number can be generated every 32 × 4 = 128 TRNG clock cycles
- · Built-in health tests
- · Available in RUN and SLEEP modes

For more details, see the TRNG chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.20 AESADV

The AES advanced (AESADV) accelerator module performs encryption and decryption of 128-bit data blocks with a 128-bit or 256-bit key in hardware according to the advanced encryption standard (AES). AES is a symmetric-key block cipher algorithm specified in FIPS PUB 197.

The AESADV accelerator features include:

- AES operation with 128-bit and 256-bit keys
- · Key scheduling in hardware
- Enc/decrypt only modes: CBC, CFB-1, CFB-8, CFB-128, OFB-128, CTR/ICM
- Authentication only modes: CBC-MAC, CMAC
- AES-CCM (using AES-CTR mode and AES-CBC-MAC)
- AES-GCM (using AES-CTR mode and GHASH, supports basic GHASH operation when selecting no encryption)
- AES-CCM and AES-GCM modes support continuation with hold/resume of payload data
- 32-bit word access to provide key data, input data, and output data
- AESADV ready interrupt
- · DMA triggers for input/output data
- Supported in RUN and SLEEP (see the Operating Modes section of the device technical reference manual)

For more details, see the AESADV chapter of the *MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual*.

8.21 Keystore

The Keystore controller provides secure management of the Advanced Encryption Engine (AES) keys. The use-model of the keystore controller is to securely deposit keys into it during the execution of customer secure code, and have the AES engine access them subsequently in a secure manner without leaking any key data to observers. Both 128 and 256-bit keys can be stored in the keystore's key slots. The keystore and its interaction with the AES engine are designed for secure operation including thwarting partial key modification attacks.



For more details, see the KEYSTORE chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.22 CRC

The cyclical redundancy check (CRC) module provides a signature for an input data sequence. Key features of the CRC module include:

- Support for 16-bit CRC based on CRC16-CCITT
- Support for 32-bit CRC based on CRC32-ISO3309
- Support for bit reversal

For more details, see the CRC chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.23 **UART**

The UART peripherals (UART0, UART1, UART2, UART3, UART4) provide the following key features:

- Standard asynchronous communication bits for start, stop, and parity
- · Fully programmable serial interface
 - 5, 6, 7 or 8 data bits
 - Even, odd, stick, or no-parity bit generation and detection
 - 1 or 2 stop bit generation
 - Line-break detection
 - Glitch filter on the input signals
 - Programmable baud rate generation with oversampling by 16, 8 or 3
 - Local Interconnect Network (LIN) mode support
- · Separated transmit and receive FIFOs support DMA data transfer
- Support transmit and receive loopback mode operation
- See Table 8-9 for detail information on supported protocols.

Table 8-9. UART Features

Table 0-3. OAIVI I eatures						
UART Features	UART0, UART1 (Extend)	UART2, UART3, UART4 (Main)				
Active in Stop and Standby Mode	Yes	Yes				
Separate transmit and receive FIFOs	Yes	Yes				
Support hardware flow control	Yes	Yes				
Support 9-bit configuration	Yes	Yes				
Support LIN mode	Yes	-				
Support DALI	Yes	-				
Support IrDA	Yes	-				
Support ISO7816 Smart Card	Yes	-				
Support Manchester coding	Yes	-				

For more details, see the UART chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.24 I2C

The inter-integrated circuit interface (I²C) peripherals in these devices provide bidirectional data transfer with other I2C devices on the bus and support the following key features:

- 7-bit and 10-bit addressing mode with multiple 7-bit target addresses
- Multiple-controller transmitter or receiver mode
- · Target receiver or transmitter mode with configurable clock stretching
- Support Standard-mode (Sm), with a bit rate up to 100kbps
- Support Fast-mode (Fm), with a bit rate up to 400kbps
- Support Fast-mode Plus (Fm+), with a bit rate up to 1Mbps

- · Separated transmit and receive FIFOs support DMA data transfer
- Support SMBus 3.0 with PEC, ARP, timeout detection and host support
- Wakeup from low power mode on address match
- Support analog and digital glitch filter for input signal glitch suppression

For more details, see the I2C chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.25 SPI

The serial peripheral interface (SPI) peripherals in these devices support the following key features:

- Support ULPCLK/2 bit rate and up to 16Mbits/s in both controller and peripheral mode
- · Configurable as a controller or a peripheral
- Configurable chip select for both controller and peripheral
- · Programmable clock prescaler and bit rate
- Programmable data frame size from 4 bits to 16 bits (controller mode)
- Programmable data frame size from 7 bits to 16 bits (peripheral mode)
- Separated transmit and receive FIFOs support DMA data transfer
- Supports TI mode, Motorola mode, and National Microwire format

For more details, see the SPI chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.26 IWDT

The independent watchdog timer (IWDT) in the LFSS is a device-independent supervisor which monitors code execution and overall hang up scenarios of the device. Due to the nature of LFSS, this IWDT has its own system independent power and clock source. If the application software does not successfully reset the watchdog within the programmed time, the watchdog generates a POR reset to the device.

Key features of the IWDT include:

- A 25-bit counter
- · Counter driven from LFOSC (fixed 32kHz clock path) with a programmable clock divider
- Eight selectable watchdog timer periods (2ms to 2hr)

For more details, see the IWDT chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.27 WWDT

The windowed watchdog timer (WWDT) can be used to supervise the operation of the device, specifically code execution. The WWDT can be used to generate a reset or an interrupt if the application software does not successfully reset the watchdog within a specified window of time. Key features of the WWDT include:

- · 25-bit counter
- Programmable clock divider
- Eight software selectable watchdog timer periods
- Eight software selectable window sizes
- Support for stopping the WWDT automatically when entering a sleep mode
- Interval timer mode for applications which do not require watchdog functionality

For more details, see the WWDT chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.28 RTC_A

The RTC_A instance of the real-time clock operates off of a 32kHz input clock source (typically a low frequency crystal) and provides a time base to the application with multiple options for interrupts to the CPU. RTC_A provides common key features in relation to the Low-Frequency Subsystem (LFSS).



Common key features of RTC A include:

- · Counters for seconds, minutes, hours, day of the week, day of the month, month, and year
- Binary or BCD format
- Leap-year handling
- · One customizable alarm interrupt based on minute, hour, day of the week, and day of the month
- Interval alarm interrupt to wake every minute, every hour, at midnight, or at noon
- Interval alarm interrupt providing periodic wake-up at 4096, 2048, 1024, 512, 256, or 128Hz
- Interval alarm interrupt providing periodic wake-up at 64, 32, 16, 8, 4, 2, 1, and 0.5Hz
- Calibration for crystal offset error (up to ±240ppm)
- Compensation for temperature drift (up to ±240ppm)
- · RTC clock output to pin for calibration
- Three bit prescaler for heartbeat function with interrupt generation
- RTC external clock selection of untrimmed 32kHz, trimmed 512Hz, 256Hz, or 1Hz
- RTC time stamp capture upon detection of a timer stamp event, including tamper (TIO) event and VDD fail
 event
- · RTC counter lock function

Table 8-10 shows the RTC features supported in this device.

Table 8-10. RTC Instances and Key Features

RTC Features	RTC_A
Power enable register	-
Real-time clock and calendar mode providing seconds, minutes, hours, day of week, day of month, and year	Yes
Selectable binary or binary-coded decimal (BCD) format	Yes
Leap-year correction (valid for year 1901 through 2099)	Yes
Two customizable calendar alarm interrupts based on minute, hour, day of the week, and day of the month	Yes
Interval alarm interrupt to wake every minute, every hour, at midnight, or at noon	Yes
Periodic interrupt to wake at 4096, 2048, 1024, 512, 256, or 128Hz	Yes
Periodic interrupt to wake at 64, 32, 16, 8, 4, 2, 1, and 0.5Hz	Yes
Interrupt capability down to STANDBY mode with STOPCLKSTBY	Yes
Calibration for crystal offset error and crystal temperature drift (up to ±240ppm total)	Yes
RTC clock output to pin for calibration (GPIO)	Yes
RTC clock output to pin for calibration (TIO)	Yes
Three bit prescaler for heartbeat function with interrupt generation	Yes
RTC external clock selection of untrimmed 32kHz, trimmed 512Hz, 256Hz or 1Hz	Yes
RTC time stamp capture upon detection of a timer stamp event, including:	Yes
TIO event	
VDD fail event	
RTC counter lock function	Yes

For more details, see the RTC chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.29 Timers (TIMx)

There are two timer peripherals in these devices support that following key features: TIMGx (general-purpose timer) and TIMAx (advanced timer). TIMGx is a subset of TIMAx, which means these timers share many common features that are compatible in software. For specific configuration, see Table 8-11:

Specific features for the general-purpose timer (TIMGx) include:

- 16-bit and 32-bit timers with up, down or up-down counting modes, with repeat-reload mode
- Selectable and configurable clock source



- 8-bit programmable prescaler to divide the counter clock frequency
- · Two independent CC channels for
 - Output compare
 - Input capture
 - PWM output
 - One-shot mode
- Support quadrature encoder interface (QEI) for positioning and movement sensing available in TIMG8
- Support synchronization and cross trigger among different TIMx instances in the same power domain
- Support interrupt/DMA trigger generation and cross peripherals (such as ADC) trigger capability
- · Cross trigger event logic for Hall sensor inputs (TIMG8)

Specific features for the advanced timer (TIMAx) include:

- 16-bit timer with up, down or up-down counting modes, with repeat-reload mode
- Selectable and configurable clock source
- 8-bit programmable prescaler to divide the counter clock frequency
- · Repeat counter to generate an interrupt or event only after a given number of cycles of the counter
- · Up to four independent CC channels for
 - Output compare
 - Input capture
 - PWM output
 - One-shot mode
- Two additional capture/compare channels for internal events (CC4/CC5)
- Shadow register for load and CC register available in TIMA0
- · Complementary output PWM
- Asymmetric PWM with programmable dead band insertion
- Fault handling mechanism to ensure the output signals in a safe user-defined state when a fault condition is encountered
- Support synchronization and cross trigger among different TIMx instances in the same power domain
- Support interrupt and DMA trigger generation and cross peripherals (such as ADC) trigger capability
- Two additional capture/compare channels for internal events

Table 8-11. TIMx Instance Configuration

Instance	Power Domain	Counter Resolutio n	Prescaler	Repeat Counter	CCP Channels (External/ Internal)	External PWM Channels	Phase Load	Shadow Load	Shadow CCs	Deadband	Fault Handler	QEI / Hall Input Mode
TIMG0	PD0	16-bit	8-bit	-	2	2	-	-	-	-	-	-
TIMG4	PD0	16-bit	8-bit	-	2	2	-	Yes	Yes	-	-	-
TIMG5	PD0	16-bit	8-bit	-	2	2	-	Yes	Yes	-	-	-
TIMG8	PD0	16-bit	8-bit	-	2	2	-	-	-	-	-	Yes
TIMG12	PD0	32-bit	-	-	2	2	-	-	Yes	-	-	-
TIMA0	PD0	16-bit	8-bit	Yes	4/2	8	Yes	Yes	Yes	Yes	Yes	-

Table 8-12. TIMx Cross Trigger Map (PD0)

TSEL.ETSEL Selection	TIMA0	TIMG0	TIMG4 TIMG5		TIMG8	TIMG12				
0	TIMA0.TRIGO	TIMA0.TRIGO	TIMA0.TRIGO	TIMA0.TRIGO	TIMA0.TRIGO	TIMA0.TRIGO				
1	TIMG0.TRIGO	TIMG0.TRIGO	TIMG0.TRIGO	TIMG0.TRIGO	TIMG0.TRIGO	TIMG0.TRIGO				
2	TIMG4.TRIGO	TIMG4.TRIGO	TIMG4.TRIGO	TIMG4.TRIGO	TIMG4.TRIGO	TIMG4.TRIGO				
3	TIMG5.TRIGO	TIMG5.TRIGO	TIMG5.TRIGO	TIMG5.TRIGO	TIMG5.TRIGO	TIMG5.TRIGO				
4	TIMG8.TRIGO	TIMG8.TRIGO	TIMG8.TRIGO	TIMG8.TRIGO	TIMG8.TRIGO	TIMG8.TRIGO				
5	TIMG12.TRIGO	TIMG12.TRIGO	TIMG12.TRIGO	TIMG12.TRIGO	TIMG12.TRIGO	TIMG12.TRIGO				
6 to 15		Reserved								
16	Event Subscriber Port 0 (FSUB0)									
17	Event Subscriber Port 1 (FSUB1)									

Table 8-12. TIMx Cross Trigger Map (PD0) (continued)

TSEL.ETSEL Selection	TIMA0	TIMG0	TIMG4	TIMG5	TIMG8	TIMG12
18-31			Rese	erved		

For more details, see the TIMx chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

The following tests can be applied as functional safety mechanisms for this module (to provide diagnostic coverage on a specific function):

- TIM1
- TIM2
- TIM3
- TIM4
- TIM5
- TIM6

8.30 LCD

The Liquid Crystal Display (LCD) controller directly drives LCD displays through the segment (SEG) and common (COM) voltage signals. The controller can support 2-mux to 8-mux LCD glasses. The main features of the LCD controller are:

- · Display memory
- Standby mode support
- · Configurable SEG and COM pins
- Automatic signal generation
- · Configurable frame frequency
- Blinking of individual segments with separate blinking memory for static and 2-4 mux LCD
- Blinking of complete display for 5-8 mux LCDs
- Regulated charge pump up to 3.6V (typical)
- Internal resistor divider for generating bias voltages
- Internal charge pump for generating bias voltages
- · Contrast control by software
- Ability to use LCD IOs as GPIOs or analog signals when pins are not used for LCD operation
- Supports static, 1/3 and 1/4 bias modes. 1/2 bias mode is not supported.

For more details, see the LCD chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.



8.31 Device Analog Connections

Figure 8-2 shows the internal analog connection of the device.




Figure 8-2. Device Analog Connection



8.32 Input/Output Diagrams

The IOMUX manages the selection of which peripheral function is to be used on a digital IO. It also provides the controls for the output driver, input path, and the wake-up logic for wakeup from SHUTDOWN mode. For more information, refer to the IOMUX section of the MSPMO L-Series 32MHz Microcontrollers Technical Reference Manual.

The mixed-signal IO pin slice diagram for a full featured IO pin is shown in Figure 8-3. Not all pins will have analog functions, wake-up logic, drive strength control, and pullup or pulldown resistors available. See the device-specific data sheet for detailed information on what features are supported for a specific pin.




Figure 8-3. Superset Input/Output Diagram

8.33 Serial Wire Debug Interface

A serial wire debug (SWD) two-wire interface is provided via an Arm compatible serial wire debug port (SW-DP) to enable access to multiple debug functions within the device.

Table 8-13. Serial Wire Debug Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	SWD FUNCTION
SWCLK	Input	Serial wire clock from debug probe
SWDIO	Input/Output	Bi-directional (shared) serial wire data

For a complete description of the debug functionality offered on MSPM0 devices, see the Debug chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.34 Bootstrap Loader (BSL)

The bootstrap loader (BSL) enables configuration of the device as well as programming of the device memory through a UART or I2C serial interface. Access to the device memory and configuration through the BSL is protected by a 256-bit user-defined password, and it is possible to completely disable the BSL in the device configuration, if desired. The BSL is enabled by default from TI to support use of the BSL for production programming.

A minimum of two pins are required to use the BSL: the BSLRX and BSLTX signals (for UART), or the BSLSCL and BSLSDA signals (for I²C). Additionally, one or two additional pins (BSL_invoke and NRST) may be used for controlled invocation of the bootloader by an external host.

If enabled, the BSL may be invoked (started) in the following ways:

- The BSL is invoked during the boot process if the BSL_invoke pin state matches the defined BSL_invoke logic level. If the device fast boot mode is enabled, this invocation check is skipped. An external host can force the device into the BSL by asserting the invoke condition and applying a reset pulse to the NRST pin to trigger a BOOTRST, after which the device will verify the invoke condition during the reboot process and start the BSL if the invoke condition matches the expected logic level.
- The BSL is automatically invoked during the boot process if the reset vector and stack pointer are left unprogrammed. As a result, a blank device from TI will invoke the BSL during the boot process without any need to provide a hardware invoke condition on the BSL_invoke pin. This enables production programming using just the serial interface signals.
- The BSL may be invoked at runtime from application software by issuing a SYSRST with BSL entry command.

Table 8-14. BSL Pin Requirements and Functions

DEVICE SIGNAL	CONNECTION	BSL FUNCTION
BSLRX	Required for UART	UART receive signal (RXD), an input
BSLTX	Required for UART	UART transmit signal (TXD) an output
BSLSCL	Required for I2C	I ² C BSL clock signal (SCL)
BSLSDA	Required for I2C	I ² C BSL data signal (SDA)
BSL_invoke	Optional	Active-high digital input used to start the BSL during boot
NRST	Optional	Active-low reset pin used to trigger a reset and subsequent check of the invoke signal (BSL_invoke)

For a complete description of the BSL functionality and command set, see the MSPM0 boot strap loader user's guide.

8.35 Device Factory Constants

All devices include a memory-mapped FACTORY region which provides read-only data describing the capabilities of a device as well as any factory-provided trim information for use by application software. Please



refer to Factory Constants chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual for more information.

Table 8-15. DEVICEID

DEVICEID address is 0x41C4.0004, PARTNUM is bit 12 to 27, MANUFACTURER is bit 1 to 11.

Device	PARTNUM	MANUFACTURER
MSPM0L1227, MSPM0L2227	0xBB9F	0x17
MSPM0L1228, MSPM0L2228	0xBB9F	0x17

Table 8-16. USERID

USERID address is 0x41C4.0008, PART is bit 0 to 15, VARIANT is bit 16 to 23

Device	Part	Variant
MSPM0L1227SRGER	0x7C32	0xF1
MSPM0L1227SRGZR	0x7C32	0xD5
MSPM0L1227SRHBR	0x7C32	0xC2
MSPM0L1227SPTR	0x7C32	0xC9
MSPM0L1227SPMR	0x7C32	0x1C
MSPM0L1227SPNR	0x7C32	0x39
MSPM0L1228SRGER	0x33F7	0x13
MSPM0L1228SRHBR	0x33F7	0x3A
MSPM0L1228SRGZR	0x33F7	0xBC
MSPM0L1228SPTR	0x33F7	0xF8
MSPM0L1228SPMR	0x33F7	0xCE
MSPM0L1228SPNR	0x33F7	0x7
MSPM0L2227SRGZR	0x5E8F	0x90
MSPM0L2227SPTR	0x5E8F	0xA
MSPM0L2227SPMR	0x5E8F	0x6D
MSPM0L2227SPNR	0x5E8F	0x68
MSPM0L2228SRGZR	0x2C38	0xB8
MSPM0L2228SPTR	0x2C38	0x25
MSPM0L2228SPMR	0x2C38	0x6E
MSPM0L2228SPNR	0x2C38	0x3C

8.36 Identification

Revision and Device Identification

The hardware revision and device identification values are stored in the memory-mapped FACTORY region, refer to Device Factory Constants section, which provides read-only data describing the capabilities of a device as well as any factory-provided trim information for use by application software. Refer to the Factory Constants chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual for more information.

The device revision and identification information are also included as part of the top-side marking on the device package. The device-specific errata sheet describes these markings (see Section 10.4).



9 Applications, Implementation, and Layout

9.1 Typical Application

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1.1 Schematic

TI recommends connecting a combination of a $10\mu\text{F}$ and a $0.1\mu\text{F}$ low-ESR ceramic decoupling capacitor to the VDD and VSS pins. Higher-value capacitors may be used but can impact supply rail ramp-up time. Decoupling capacitors must be placed as close as possible to the pins that they decouple (within a few millimeters).

The NRST reset pin is required to connect an external $47k\Omega$ pullup resistor with a 10nF pulldown capacitor.

The SYSOSC frequency correction loop (FCL) circuit utilizes an external $100k\Omega$ resistor, populated between the ROSC pin and VSS, to stabilize the SYSOSC frequency by providing a precision reference current for the SYSOSC. This resistor needs to be 0.1% accurate and is not required if the SYSOSC FCL is not enabled.

For devices supporting external crystals, external bypass capacitors for the crystal oscillator pins are required. Refer to MSPMO L-Series 32MHz Microcontrollers Technical Reference Manual which explains how to calculate the capacitor value.

A 0.47µF tank capacitor is required for the VCORE pin and needs to be placed close to the device with minimum distance to the device ground.

For 5V-tolerant open drain IOs (ODIO), a pullup resistor is required to output a logic high signal. This is required for I²C and UART functions if the ODIO are used.






Figure 9-1. Typical Application Schematic



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Getting Started and Next Steps

For more information on the MSP low-power microcontrollers and the tools and libraries that are available to help with development, visit the Texas Instruments *Arm Cortex-M0+ MCUs* page.

10.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices and support tools. Each MSP MCU commercial family member has one of two prefixes: MSP or X. These prefixes represent evolutionary stages of product development from engineering prototypes (X) through fully qualified production devices (MSP).

X – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP - Fully qualified production device

X devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes." MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies. Predictions show that prototype devices (X) have a greater failure rate than the standard production devices. Tl recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. Figure 10-1 provides a legend for reading the complete device name.




Figure 10-1. Device Nomenclature

Table 10-1. Device Nomenclature

Processor Family	MSP = Mixed-signal processor X= Experimental silicon
MCU Platform	M0 = Arm based 32-bit M0+
Product Family	L = 32MHz frequency
Device Subfamily	1227 = ADC, CMP, VBAT 222x = ADC, CMP, VBAT, LCD
Flash Memory	7 = 128KB 8 = 256KB
Temperature Range	S = -40°C to 125°C
Package Type	See the Device Comparison section and https://www.ti.com/packaging
Distribution Format	R = Large reel No marking = Tube or tray



For orderable part numbers of MSP devices in different package types, see the Package Option Addendum of this document, ti.com, or contact your TI sales representative.

10.3 Tools and Software

Design Kits and Evaluation Modules

MSPM0 LaunchPad (LP) Boards: LP-MSPM0L2228 Empowers you to immediately start developing on the industry's best integrated analog and most cost-optimized general purpose MSPM0 MCU family. Exposes all device pins and functionality; includes some built-in circuitry, outof-box software demos, and on-board XDS110 debug probe for programming/ debugging/EnergyTrace.

The LP ecosystem includes dozens of BoosterPack stackable plug-in modules to extend functionality.

Embedded Software

MSPM0 Software Development Kit (SDK)

Contains software drivers, middleware libraries, documentation, tools, and code examples that create a familiar and easy user experience for all MSPM0 devices.

Software Development Tools

TI Cloud Tools

Start your evaluation and development on a web browser without any installation. Cloud tools also have a downloadable, offline version.

TI Resource Explorer

Online portal to TI SDKs. Accessible in CCS IDE or in TI Cloud Tools.

SysConfig

Intuitive GUI to configure device and peripherals, resolve system conflicts, generate configuration code, and automate pin mux settings. Accessible in

CCS IDE or in TI Cloud Tools. (offline version)

MSP Academy

Great starting point for all developers to learn about the MSPM0 MCU Platform with training modules that span a wide range of topics. Part of TIRex.

GUI Composer

GUIs that simplify evaluation of certain MSPM0 features, such as configuring and monitoring a fully integrated analog signal chain without any code needed.

IDE & compiler toolchains

Code Composer Studio™

(CCS)

Includes TI Arm-Clang compiler. Supports all TI Arm Cortex MCUs and boasts competitive code size performance advantages, fast compile time, code coverage support, safety certification support, and completely free to use.

IAR Embedded Workbench® IDE

Keil® MDK IDE

GNU Arm Embedded Toolchain

10.4 Documentation Support

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The following documents describe the MSPM0 MCUs. Copies of these documents are available on the Internet at www.ti.com.

Technical Reference Manual

MSPM0 L-Series

This manual describes the modules and peripherals of the family of devices. Each 32MHz Microcontrollers description presents the module or peripheral in a general sense. Not all features



Technical Reference Manual and functions of all modules or peripherals are present on all devices. In addition, modules or peripherals can differ in their exact implementation on different devices. Pin functions, internal signal connections, and operational parameters differ from device to device. See the device-specific data sheet for these details.

10.5 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.6 Trademarks

LaunchPad[™], Code Composer Studio[™], and TI E2E[™] are trademarks of Texas Instruments. Arm[®] and Cortex[®] are registered trademarks of Arm Limited. All trademarks are the property of their respective owners.

10.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.8 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2024	*	Initial Release
October 2024		Changes throughout for final characterization and production release



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com

23-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
MSPM0L1227SPMR	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L1227S
MSPM0L1227SPMR.A	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L1227S
MSPM0L1227SPMR.B	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L1227S
MSPM0L1227SPNR	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0L1227S
MSPM0L1227SPNR.A	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0L1227S
MSPM0L1227SPNR.B	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0L1227S
MSPM0L1227SPTR	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L1227S
MSPM0L1227SPTR.A	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L1227S
MSPM0L1227SPTR.B	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L1227S
MSPM0L1227SRGER	Active	Production	VQFN (RGE) 24	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MSPM0 L1227S
MSPM0L1227SRGER.A	Active	Production	VQFN (RGE) 24	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MSPM0 L1227S
MSPM0L1227SRGER.B	Active	Production	VQFN (RGE) 24	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MSPM0 L1227S
MSPM0L1227SRGZR	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L1227S
MSPM0L1227SRGZR.A	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L1227S
MSPM0L1227SRGZR.B	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L1227S
MSPM0L1227SRHBR	Active	Production	VQFN (RHB) 32	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L1227S
MSPM0L1227SRHBR.A	Active	Production	VQFN (RHB) 32	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L1227S
MSPM0L1227SRHBR.B	Active	Production	VQFN (RHB) 32	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L1227S
MSPM0L1228SPMR	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 124	M0L1228S
MSPM0L1228SPMR.A	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L1228S
MSPM0L1228SPMR.B	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L1228S
MSPM0L1228SPNR	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0L1228S





23-May-2025 www.ti.com

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
MSPM0L1228SPNR.A	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0L1228S
MSPM0L1228SPNR.B	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0L1228S
MSPM0L1228SPTR	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L1228S
MSPM0L1228SPTR.A	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L1228S
MSPM0L1228SPTR.B	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L1228S
MSPM0L1228SRGER	Active	Production	VQFN (RGE) 24	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MSPM0 L1228S
MSPM0L1228SRGER.A	Active	Production	VQFN (RGE) 24	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MSPM0 L1228S
MSPM0L1228SRGER.B	Active	Production	VQFN (RGE) 24	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MSPM0 L1228S
MSPM0L1228SRGZR	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L1228S
MSPM0L1228SRGZR.A	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L1228S
MSPM0L1228SRGZR.B	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L1228S
MSPM0L1228SRHBR	Active	Production	VQFN (RHB) 32	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L1228S
MSPM0L1228SRHBR.A	Active	Production	VQFN (RHB) 32	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L1228S
MSPM0L1228SRHBR.B	Active	Production	VQFN (RHB) 32	5000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L1228S
MSPM0L2227SPMR	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L2227S
MSPM0L2227SPMR.A	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L2227S
MSPM0L2227SPMR.B	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L2227S
MSPM0L2227SPNR	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0L2227S
MSPM0L2227SPNR.A	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0L2227S
MSPM0L2227SPNR.B	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0L2227S
MSPM0L2227SPTR	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L2227S
MSPM0L2227SPTR.A	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L2227S
MSPM0L2227SPTR.B	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L2227S





23-May-2025 www.ti.com

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
MSPM0L2227SRGZR	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L2227S
MSPM0L2227SRGZR.A	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L2227S
MSPM0L2227SRGZR.B	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L2227S
MSPM0L2228SPMR	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L2228S
MSPM0L2228SPMR.A	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L2228S
MSPM0L2228SPMR.B	Active	Production	LQFP (PM) 64	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L2228S
MSPM0L2228SPNR	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0L2228S
MSPM0L2228SPNR.A	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0L2228S
MSPM0L2228SPNR.B	Active	Production	LQFP (PN) 80	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	M0L2228S
MSPM0L2228SPTR	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L2228S
MSPM0L2228SPTR.A	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L2228S
MSPM0L2228SPTR.B	Active	Production	LQFP (PT) 48	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0L2228S
MSPM0L2228SRGZR	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L2228S
MSPM0L2228SRGZR.A	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L2228S
MSPM0L2228SRGZR.B	Active	Production	VQFN (RGZ) 48	4000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 L2228S
XMSPM0L1228SPMR.B	Active	Preproduction	LQFP (PM) 64	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0L1228SPNR.B	Active	Preproduction	LQFP (PN) 80	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0L1228SPTR.B	Active	Preproduction	LQFP (PT) 48	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0L1228SRGER.B	Active	Preproduction	VQFN (RGE) 24	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0L1228SRGZR.B	Active	Preproduction	VQFN (RGZ) 48	2500 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0L1228SRHBR.B	Active	Preproduction	VQFN (RHB) 32	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0L2228SPMR.B	Active	Preproduction	LQFP (PM) 64	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0L2228SPNR.B	Active	Preproduction	LQFP (PN) 80	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0L2228SPTR.B	Active	Preproduction	LQFP (PT) 48	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XMSPM0L2228SRGZR.B	Active	Preproduction	VQFN (RGZ) 48	2500 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ Status: For more details on status, see our product life cycle.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MSPM0L1227, MSPM0L1228, MSPM0L2227, MSPM0L2228:

Automotive: MSPM0L1227-Q1, MSPM0L1228-Q1, MSPM0L2227-Q1, MSPM0L2228-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 7-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSPM0L1227SPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSPM0L1227SPNR	LQFP	PN	80	1000	330.0	24.4	16.0	16.0	2.0	24.0	24.0	Q2
MSPM0L1227SPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
MSPM0L1227SRGER	VQFN	RGE	24	5000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSPM0L1227SRGZR	VQFN	RGZ	48	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSPM0L1227SRHBR	VQFN	RHB	32	5000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSPM0L1228SPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSPM0L1228SPNR	LQFP	PN	80	1000	330.0	24.4	16.0	16.0	2.0	24.0	24.0	Q2
MSPM0L1228SPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
MSPM0L1228SRGER	VQFN	RGE	24	5000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSPM0L1228SRGZR	VQFN	RGZ	48	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSPM0L1228SRHBR	VQFN	RHB	32	5000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSPM0L2227SPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSPM0L2227SPNR	LQFP	PN	80	1000	330.0	24.4	16.0	16.0	2.0	24.0	24.0	Q2
MSPM0L2227SPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
MSPM0L2227SRGZR	VQFN	RGZ	48	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2



PACKAGE MATERIALS INFORMATION

www.ti.com 7-Jun-2025

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSPM0L2228SPNR	LQFP	PN	80	1000	330.0	24.4	16.0	16.0	2.0	24.0	24.0	Q2
MSPM0L2228SRGZR	VQFN	RGZ	48	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2



www.ti.com 7-Jun-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSPM0L1227SPMR	LQFP	PM	64	1000	336.6	336.6	41.3
MSPM0L1227SPNR	LQFP	PN	80	1000	367.0	367.0	55.0
MSPM0L1227SPTR	LQFP	PT	48	1000	336.6	336.6	31.8
MSPM0L1227SRGER	VQFN	RGE	24	5000	367.0	367.0	35.0
MSPM0L1227SRGZR	VQFN	RGZ	48	4000	367.0	367.0	35.0
MSPM0L1227SRHBR	VQFN	RHB	32	5000	367.0	367.0	35.0
MSPM0L1228SPMR	LQFP	PM	64	1000	336.6	336.6	41.3
MSPM0L1228SPNR	LQFP	PN	80	1000	367.0	367.0	55.0
MSPM0L1228SPTR	LQFP	PT	48	1000	336.6	336.6	31.8
MSPM0L1228SRGER	VQFN	RGE	24	5000	367.0	367.0	35.0
MSPM0L1228SRGZR	VQFN	RGZ	48	4000	367.0	367.0	35.0
MSPM0L1228SRHBR	VQFN	RHB	32	5000	367.0	367.0	35.0
MSPM0L2227SPMR	LQFP	PM	64	1000	336.6	336.6	41.3
MSPM0L2227SPNR	LQFP	PN	80	1000	367.0	367.0	55.0
MSPM0L2227SPTR	LQFP	PT	48	1000	336.6	336.6	31.8
MSPM0L2227SRGZR	VQFN	RGZ	48	4000	367.0	367.0	35.0
MSPM0L2228SPNR	LQFP	PN	80	1000	367.0	367.0	55.0
MSPM0L2228SRGZR	VQFN	RGZ	48	4000	367.0	367.0	35.0



LOW PROFILE QUAD FLATPACK




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration MS-026.
 This may also be a thermally enhanced plastic package with leads conected to the die pads.




LOW PROFILE QUAD FLATPACK



- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




LOW PROFILE QUAD FLATPACK



- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.


 3. Reference JEDEC registration MS-026.





- 4. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).







^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MS-026.





- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated