CODE:

```
module exam(x,y,z,a,f);
input x,y,z;
output a,f;
wire e,m,g,h,i,j;

not(e,x);
not(m,y);
not(g,z);

and(h,e,m);
and(i,e,g);
or (a,i,h);

and(j,y,z);
or(f,x,j);

endmodule
```

Timing Diagram:



RTL view: