

# **DESIGN AND IMPLEMENTATION OF A DIGITAL CLOCK TIMER USING VERILOG**

---

By:-

KOTHAPALLI MAHITH VATHSAV

MAY 5<sup>TH</sup> , 2025



KOTHAPALLI MAHITH VATHSAV

## Objective:-

The objective of this project is to design and implement a digital clock timer using Verilog HDL that counts seconds, minutes, and hours up to 23:59:59 based on a clock pulse input. The design aims to simulate real-time clock functionality using synchronous counters and rollover logic.

## Theory:-

### 1) Digital Clock Basics

- A digital clock works by counting seconds, minutes, and hours using counters. A real-time clock counts from 00:00:00 to 23:59:59 and resets thereafter.

### 2) Verilog Counters

- In this project, synchronous counters are used, where counting happens on every positive clock edge. Three 6-bit counters represent:
  - ss (seconds)
  - mm (minutes)
  - hh (hours)

### 3) Rollover Logic

- Seconds increment from 0 to 59. After 59, it resets to 0 and increments minutes.
- Minutes increment from 0 to 59. After 59, it resets to 0 and increments hours.
- Hours increment from 0 to 23. After 23, it resets to 0.

### 4) Hardware Description Language (HDL)

Verilog is used for describing digital systems. Here, the clock timer is implemented with always blocks triggered on the rising edge of the clock, using if-else logic for rollover conditions.



## 5) Hardware Description Language (HDL)

- Verilog is used for describing digital systems. Here, the clock timer is implemented with always blocks triggered on the rising edge of the clock, using if-else logic for rollover conditions.

## 6) Methodology / Design Steps

### 1. Define Inputs and Outputs

- Inputs: Clock (clk), Reset (rst)
- Outputs: 6-bit outputs for seconds (ss), minutes (mm), and hours (hh)

### 2. Write Counter Logic in Verilog

- Use synchronous logic (always @(posedge clk)).
- Implement nested rollover conditions for sec → min → hour.




## Design part :-

```
1 timescale 1ns / 1ps
2 // Create Date: 05/03/2025 09:49:26 PM
3 // Designer Name: KOTHAPALLI MAHITH VATHSAV
4 // Module Name: digelktim
5 // Project Name: Digital clock timer
6 module digelktim(
7     input clk,
8     input rst,
9     output reg[5:0]ss,
10    output reg[5:0]mm,
11    output reg[5:0]hh
12);
13    always@(posedge clk) begin
14        if(rst==1)begin
15            ss<= 6'b000000;
16            mm<= 6'b000000;
17            hh<= 6'b000000;
18        end
19        else begin
20            if(ss==6'b111011)begin //once the ss reaches to 59 it will reset to 0 seconds
21                ss<= 6'b000000;
22            if(mm==6'b111011)begin //once the minutes reaches to 59 min it will reset to 0 min
23                mm<= 6'b000000;
24            if(hh==6'b010111)begin //once the hour hand reaches 23 hrs it will also reset to 0 hr
25                hh<= 6'b000000;
26            end
27        else begin // if not it will increment by 1 hr from 0 hr
28            hh<= hh+6'b000001;
29        end
30    end
31    else begin
32        mm<=mm+6'b000001; // if not it will increment by 1 mm from 0 mm
33    end
34    end
35    else begin
36        ss<= ss+6'b000001; //if not it will increment by 1 second from 0 seconds
37    end
38    end
39    end
40
41
42
43
44
45
46
47
48 endmodule
49
```


## Testbench part :-

```
2 // Create Date: 05/04/2025 01:01:56 AM
3 // Designer Name: KOTHAPALLI MAHITH VATHSAV
4 // Module Name: digclktmb
5 // Project Name: Digital clock timer
6 module digclktmb;
7 reg clk;
8 reg rst;
9 wire ss;
10 wire mm;
11 wire hh;
12 digclktim dut(
13 .clk(clk),
14 .rst(rst),
15 .ss(ss),
16 .mm(mm),
17 .hh(hh)
18 );
19 initial begin
20 $monitor("clk=%b,rst=%b,ss=%b,mm=%b,hh=%b",clk,rst,ss,mm,hh);
21 end
22 initial begin
23 repeat(50)begin
24 clk= $urandom_range(0,1);
25 rst=$urandom_range(0,1);
26 #10;
27 end
28 end
29
30
31
32 endmodule
33
```

## Eloborated design part :-




## Output Waveform part :-



# *Thank you!*

Want to discuss on this :-

 [vathsavkothapalli12092004@gmail.com](mailto:vathsavkothapalli12092004@gmail.com)

Follow this page for more VLSI content :-

 **KOTHAPALLI MAHITH VATHSAV**