DESIGN AND SIMULATION OF AN 8BIT RAM

By:-

KOTHAPALLI MAHITH VATHSAV

APRIL 26, 2025



Objective:-

The main objective is to design a synchronous 8-bit Random Access Memory (RAM) module using Verilog HDL with the ability to reset, write data to multiple memory locations, and read data conditionally, simulating a real-time data storage and retrieval system at the RTL level.

Theory:-

RAM is one of the fundamental components in any digital system or processor. It is used for storing data temporarily during the execution of tasks. Understanding how RAM works and implementing it at the register-transfer level (RTL) is crucial in the VLSI industry, especially in memory design, system-on-chip (SoC) integration, and FPGA/ASIC prototyping.

This project was undertaken to build a simple yet scalable memory block using behavioral modeling in Verilog, aiming to reinforce concepts like synchronous operation, control signals, arrayed memory registers, and simulation-driven data flow.

Ports	Direction/width	Description
clk	input(1 bit)	Clock signal it is provide the synchronous operation
rst	input(1 bit)	if rst pin is low initially the memory will be filled with binary 0 and then if it is high the data will be loaded to the memory or else it will write the data from the memory
wr_co	input(1 bit)	control signal to write operation
rd_co	input(1 bit)	control signal to the read operation
data	input(8 bit)	data that need to be loaded
out	output (8 bit)	output data

Internal Architecture:-

- Memory Array:-
- A register array of 8 elements, each 8 bits wide (reg [7:0] memloc[0:7];), acts as the RAM storage.
- Control Logic:
- If rst is high, the memory is cleared (memloc[i] <= 8'b0).
- If rd_co is high (treated as write in this design), all memory locations are updated with the same input data.
- If wr_co is high, data from a specific location (e.g., memloc[7]) is output.

Design part:-

```
34 0 0
35 0 0
36 0
37 0
38 0
39 0
41 0
42 0
43 0
44 1
                                       if(wr_co==1)begin
for(i=0;i<=7;i=i+1)begin
out<= memloc[i];
end</pre>
                                      end
else begin
out<= 8'bl1111111;
end
end
end
```

Testbench part:-

```
Cimescale lns / lps

// Create Date: 04/20/2028 I2:81:35 AM


// Designer Name: NOTRAPALL MARTH VATHEAV

// Hodule Name: asshitch


// Project Name: 8 BIT DAM
peodule cambbitth;
peog cik;
peog reco;
p
```

. . .

Eloborated design part:-



Output waveform part:-





Want to discuss on this:-

vathsavkothapalli12092004@gmail.com

Follow this page for more VLSI content:-



