

### **About this document**

#### **Scope and purpose**

This is an addendum to the TC2xx Data Sheet listing all intended product variants, key parameters such as memory size, and optional features.

#### **Prefix naming conventions**

- SAK: T<sub>ambient</sub> Temperature Range from -40 °C up to +125 °C
- SAL: T<sub>ambient</sub> Temperature Range from -40 °C up to +150 °C (packaged device)

### **Feature package naming conventions**

- T Standard type without HSM
- TP Standard type with HSM enabled
- TA ADAS feature package HSM enabled
- TX Truck / SRAM extension HSM enabled

### **Table of contents**

Abo	out this document	
Tab	ble of contentsble of contents	1
1	TC21x	2
2	TC22x	3
3	TC23x	4
3.1	Standard variants TC23x	4
3.2	ADAS type TC23x	4
3.3	Extended type TC23x	4
4	TC26x	5
4.1	Standard variants TC26x	5
4.2	ADAS type TC26x	5
5	TC27x	6
6	TC29x	7
6.1	Standard variants TC29x	7
6.2	Extended type TC29x	7
6.3	ADAS Type TC29x	7
7	Memory map of variants	8
7.1	TC21x	8
7.2	TC22X	g
7.3	TC23x	10
7.4	TC26x	14
7.5	TC27x	18
7.6	TC29x	21
Revi	vision history	28



## TC21x

# 1 TC21x

DERIVATIVE	PRODUCTION STATUS	PACKAGE TYPE	TEMPERATURE RANGE	CHIP ID	FREQ. (MHz)	FLASH (MB)	EEPROM (KB)		CORE 0 TC16E		ADC CHAN.	FlexRay (#/ch.)	ETH	нѕм	LOCK- STEP	CAN FD	CAN FD
								(KB)	DSPR (KB)	PSPR (KB)							ISO 11898-1
SAK-TC214L-8F133N AC	STANDARD	PG-TQFP-144-27	-40°C - +125 °C	0146 1142 н	133	0.5	64@125k	56	48	8	24	No	No	No	Yes	Yes	Yes
SAK-TC213L-8F133N AC	STANDARD	PG-TQFP-100-23	-40°C - +125 °C	0146 1042 н	133	0.5	64@125k	56	48	8	24	No	No	No	Yes	Yes	Yes
SAK-TC213L-8F133F AC	STANDARD	PG-TQFP-100-23	-40°C - +125 °C	0146 1042 н	133	0.5	64@125k	56	48	8	24	No	No	No	Yes	Yes	No
SAK-TC212L-8F133F AC	STANDARD	PG-TQFP-80-7	-40°C - +125 °C	0146 1242 н	133	0.5	64@125k	56	48	8	14	No	No	No	Yes	Yes	No
SAK-TC212L-8F133N AC	STANDARD	PG-TQFP-80-7	-40°C - +125 °C	0146 1242 н	133	0.5	64@125k	56	48	8	14	No	No	No	Yes	Yes	Yes



TC22x

# 2 TC22x

DERIVATIVE	PRODUCTION STATUS	PACKAGE TYPE	TEMPERATURE RANGE	CHIP ID	FREQ. (MHz)	FLASH (MB)	EEPROM (KB)	TOTAL SRAM (KB)	CORE 0 TC16E		ADC Chan.	FlexRay (#/ch.)	ETH	HSM	LOCK STEP	CAN FD	CAN FD
									DSPR (KB)	PSPR (KB)							ISO 11898-1
SAK-TC224L-16F133N AC	STANDARD	PG-TQFP-144-27	-40°C - +125 °C	0246 2142 н	133	1	96@ 125k	96	88	8	24	No	No	No	Yes	Yes	Yes
SAK-TC223L-16F133N AC	STANDARD	PG-TQFP-100-23	-40°C - +125 °C	0246 2042 н	133	1	96@125k	96	88	8	24	No	No	No	Yes	Yes	Yes
SAK-TC222L-16F133N AC	STANDARD	PG-TQFP-80-7	-40°C - +125 °C	0246 2242 н	133	1	96@125k	96	88	8	14	No	No	No	Yes	Yes	Yes



TC23x

# 3 TC23x

# 3.1 Standard variants TC23x

DERIVATIVE	PRODUCTION STATUS	PACKAGE TYPE	TEMPERATURE RANGE	CHIP ID	FREQ. (MHz)	FLASH (MB)	EEPROM (KB)	TOTAL SRAM (KB)	CORE 0 TC16E		ADC Chan.	FlexRay (#/ch.)	ETH	нѕм	CAN FD
									DSPR (KB)	PSPR (KB)					ISO 11898-1
SAK-TC237LP-32F200N AC	STANDARD	PG-LFBGA-292-6	-40°C - +125 °C	4446 3242 н	200	2	128@125k	192	184	8	24	1/2	No	Yes	Yes
SAK-TC234LP-32F200N AC	STANDARD	PG-TQFP-144-27	-40°C - +125 °C	4446 3142 н	200	2	128@125k	192	184	8	24	1/2	No	Yes	Yes
SAK-TC233LP-32F200N AC	STANDARD	PG-TQFP-100-23	-40°C - +125 °C	4446 3042 н	200	2	128@125k	192	184	8	24	1/2	No	Yes	Yes

# 3.2 ADAS type TC23x

DERIVATIVE	PRODUCTION STATUS	PACKAGE TYPE	TEMPERATURE RANGE	CHIP ID	FREQ. (MHz)	FLASH (MB)	EEPROM (KB)	TOTAL SRAM	CORE 0		LMU (KB)		ADC Chan.	FlexRay (#/ch.)	ETH	нѕм	FFT
								(KB)	DSPR	_							
									(KB)	(KB)							
SAK-TC234LA-32F200F AB	STANDARD	PG-TQFP-144-27	-40°C - +125 °C	4443 3941 <sub>н</sub> 4447 3941 <sub>н</sub>	200	2	128@125k	736	184	8	32	512	24	1/2	Yes	Yes	Yes

# 3.3 Extended type TC23x

DERIVATIVE	PRODUCTION STATUS	PACKAGE TYPE	TEMPERATURE RANGE	CHIP ID	FREQ. (MHz)	FLASH (MB)	EEPROM (KB)	TOTAL SRAM	CORE 0		LMU (KB)		ADC Chan.	FlexRay (#/ch.)	ETH	нѕм	FFT
								(KB)	DSPR (KB)	PSPR (KB)							
SAK-TC234LX-32F200F AB	STANDARD	PG-TQFP-144-27	-40°C - +125 °C	4443 3941 <sub>н</sub> 4447 3941 <sub>н</sub>	200	2	128@125k	736	184	` '	32	512	24	1/2	Yes	Yes	No

infineon

TC26x

# 4 TC26x

# 4.1 Standard variants TC26x

DERIVATIVE	PRODUCTION STATUS	PACKAGE TYPE	TEMPERATURE RANGE	CHIP ID	FREQ. (MHz)	FLASH (MB)	EEPROM (KB)	TOTAL SRAM (KB)	CORE 1 TC16P	L	CORE (	)	LMU (KB)	ADC CHAN.	ETH	CAN FD	CAN FD
									DSPR (KB)	PSPR (KB)	DSPR (KB)	PSPR (KB)					ISO frame
SAK-TC267D-40F200N BC	STANDARD	PG-LFBGA-292-6	-40°C – +125°C	0546 6652н	200	2.5	16 @500k	240	120	32	72	16	0	50	Yes	Yes	Yes
SAK-TC267D-40F200S BC	STANDARD	PG-LFBGA-292-6	-40°C – +125°C	0544 6651н	200	2.5	16 @500k	240	120	32	72	16	0	50	Yes	Yes	No
SAK-TC265D-40F200N BC	STANDARD	PG-LQFP-176-22	-40°C – +125°C	0546 6152н	200	2.5	16 @500k	240	120	32	72	16	0	50	Yes	Yes	Yes
SAK-TC264D-40F200N BC	STANDARD	PG-LQFP-144-22	-40°C – +125°C	0546 6052н	200	2.5	16 @500k	240	120	32	72	16	0	40	Yes	Yes	Yes
SAL-TC267D-40F200N BC	STANDARD	PG-LFBGA-292-6	-40°C – +150°C	0546 6652н	200	2.5	16 @500k	240	120	32	72	16	0	50	Yes	Yes	Yes

# 4.2 ADAS type TC26x

DERIVATIVE	PRODUCTION STATUS	PACKAGE TYPE	TEMPERATURE RANGE	CHIP ID	FREQ. (MHz)		EEPROM (KB)	TOTAL SRAM	CORE :		CORE (		LMU (KB)	EMEM	ADC CHAN.	ETH	CIF	FFT	_	CAN FD
					(	(2)	()	(KB)	. 020.		.0101		()	()	C					
									DSPR	PSPR	DSPR	PSPR								ISO
									(KB)	(KB)	(KB)	(KB)								frame
SAK-TC264DA-40F200N BC	STANDARD	PG-LQFP-144-22	-40°C – +125°C	0547 6852н	200	2.5	16 @500k	752	120	32	72	16	0	512	40	Yes	Yes	Yes	Yes	Yes



TC27x

# 5 TC27x

DERIVATIVE	PRODUCTION STATUS	PACKAGE TYPE	TEMPERATURE RANGE	CHIP ID	FREQ. (MHz)	FLASH (MB)	EEPROM (KB)	TOTAL SRAM (KB)	CORE 1 AND TC16P		CORE (		LMU (KB)	ADC CHAN.	FlexRay (#/ch.)	ETH	HSM		CAN FD
									_	PSPR (KB)	DSPR (KB)	PSPR (KB)							ISO frame
SAK-TC277TP-64F200N DC	STANDARD	PG-LFBGA-292-6	-40°C – +125°C	4746 7172 <sub>H</sub>	200	4	64 @ 500k	472	120	32	112	24	32	60	1/2	Yes	Yes	Yes	Yes
SAK-TC277TP-64F200S DC	STANDARD	PG-LFBGA-292-6	-40°C – +125°C	4746 7172н	200	4	64 @ 500k	472	120	32	112	24	32	60	1/2	Yes	Yes	Yes	No
SAK-TC275TP-64F200N DC	STANDARD	PG-LQFP-176-22	-40°C – +125°C	4746 7072н	200	4	64 @ 500k	472	120	32	112	24	32	48	1/2	Yes	Yes	Yes	Yes

infineon

TC29x

# 6 TC29x

# 6.1 Standard variants TC29x

DERIVATIVE	PRODUCTION STATUS	PACKAGE TYPE	TEMPERATURE RANGE	CHIP ID	FREQ. (MHz)	FLASH (MB)	EEPROM (KB)	TOTAL SRAM (KB)	CORE 1 TC16P	AND 2	CORE 0 TC16P		LMU (KB)	-	FlexRay (#/ch.)	ETH	НЅМ	CAN FD	CAN FD
									DSPR (KB)	PSPR (KB)	DSPR (KB)	PSPR (KB)							ISO frame
SAL-TC299TP-128F300N BC	STANDARD	PG-LFBGA-516-5	-40°C – +150°C	4В46 9252н	300	8	128@500k	728	240	32	120	32	32	84	2/4	Yes	Yes	Yes	Yes
SAL-TC298TP-128F300N BC	STANDARD	PG-LBGA-416-26	-40°C – +150°C	4В46 9152н	300	8	128@500k	728	240	32	120	32	32	60	2/4	Yes	Yes	Yes	Yes
SAK-TC297TP-128F300N BC	STANDARD	PG-LFBGA-292-6	-40°C – +125°C	4В46 9052н	300	8	128@500k	728	240	32	120	32	32	60	2/4	Yes	Yes	Yes	Yes

# 6.2 Extended type TC29x

DERIVATIVE	PRODUCTION STATUS	PACKAGE TYPE	TEMP. RANGE	CHIP ID	-		EEPROM (KB)		CORE 1 TC16P	AND 2	CORE 0 TC16P		LMU (KB)		ADC CHAN.	FlexRay (#/ch.)	ETH	CIF	FFT	нѕм	CAN FD	CAN FD	AGBT
									DSPR (KB)	PSPR (KB)	DSPR (KB)	PSPR (KB)										ISO frame	
SAK-TC299TX- 128F300N BC	STANDARD	PG-LFBGA-516-5	-40°C – +125°C	4В47 9А52 <sub>н</sub>	300	8	128 @500k	2776	240	32	120	32	32	2048	84	2/4	Yes	No	No	Yes	Yes	Yes	No
SAK-TC297TX- 128F300N BC	STANDARD	PG-LFBGA-292-6	-40°C – +125°C	4В47 9852н	300	8	128 @500k	2776	240	32	120	32	32	2048	60	2/4	Yes	No	No	Yes	Yes	Yes	No

# 6.3 ADAS Type TC29x

DERIVATIVE	PRODUCTION STATUS	PACKAGE TYPE	TEMP. RANGE	CHIP ID	•		EEPROM (KB)		CORE 1 TC16P	AND 2	CORE 0 TC16P		LMU (KB)		ADC Chan	Flex Ray (#/ch.)	ETH	CIF	FFT	HSM	-	CAN FD	AGBT
									DSPR (KB)	PSPR (KB)	DSPR (KB)	PSPR (KB)										ISO frame	
SAK-TC297TA- 128F300N BC	STANDARD	PG-LFBGA-292-6	-40°C – +125°C	4В47 9052н	300	8	128 @500k	2776	240	32	120	32	32	2048	60	2/4	Yes	Yes	Yes	Yes	Yes	Yes	No



#### **Memory map of variants**

# 7 Memory map of variants

This section shows the influence of the feature variants on the memory map.

### 7.1 TC21x




Figure 1 TC21x PFlash variants




Figure 2 TC21x Coar0 DSPR

#### **Lockstep Variants**

Addendum

No influence on memory ap.

Lockstep = "No" variants: In the Boot Mode Header the BMI.LCLOLSEN must be configured to  $0_B$ .

8 of 29

v1.0



#### **Memory map of variants**

#### 7.2 TC22X




Figure 3 TC22x PFlash variants




Figure 4 TC22x DF\_EEPROM variants



#### Memory map of variants




Figure 5 TC22x Core0 DSPR variants

#### 7.3 TC23x




Figure 6 TC23x PFlash variants






Figure 7 TC23x Core0 DSPR variants




Figure 8 TC23x LMU variants






Figure 9 TC23x ETH variants




Figure 10 TC23x HSM variants



#### **Memory map of variants**




Figure 11 TC23x ADAS variants

# **ADAS variants**

ADAS = "Yes" variants:

The VADC kernels ADC02 and ADC03 are available, offering the Converter Groups G02 and G03. Because of that, the group related registers with x = 2 and x = 3 are implemented.



## **Memory map of variants**

## 7.4 TC26x

<b>DF_EEPROM Variants:</b> Exemplary EEPROM size:	<b>96 KB</b> 16 KB @ 500k				<b>72 KB</b> 12 KB @ 500k			
	Logical Sector	Size	Offset Address		Logical Sector	Size	Offset Address	
AF00 0000 <sub>H</sub>	EEPROM0	8 KB	00 0000 <sub>H</sub>	AF00 0000 <sub>H</sub>	EEPROM0	8 KB	00 0000 <sub>H</sub>	
	EEPROM1	8 KB	00 2000 <sub>H</sub>		EEPROM1	8 KB	00 2000 <sub>H</sub>	
	EEPROM2	8 KB	00 4000 <sub>H</sub>		EEPROM2	8 KB	00 4000 <sub>H</sub>	
					•••	•••		
	•••	•••			EEPROM8	8 KB	01 0000 <sub>H</sub>	
				AF01 2000 <sub>H</sub>		Reserved		
	EEPROM11	8 KB	01 6000 <sub>H</sub>		V/////			
AF01 8000 <sub>H</sub>			<u> </u>	AF01 8000 <sub>H</sub>				

Figure 12 TC26x DF\_EEPROM variants




Figure 13 TC26x Core1 PSPR variants






Figure 14 TC26x ETH variants






Figure 15 TC26x Extended SRAM / ADAS



### **Memory map of variants**




Figure 16 TC26x ADAS variants

#### **CAN FD variants**

No influence on Memory Map.

CAN FD = "No" variants: all CAN register fields NCRx.FDEN have to be kept at 0<sub>B</sub>.



## **Memory map of variants**

## 7.5 TC27x

<b>DF_EEPROM Variants:</b> Exemplary EEPROM size:	<b>384 KB</b> 64 KB @ 500k				<b>144 KB</b> 24 KB @ 500k			
	Logical Sector	Size	Offset Address		Logical Sector	Size	Offset Address	
AF00 0000 <sub>H</sub>	EEPROM0	8 KB	00 0000 <sub>H</sub>	AF00 0000 <sub>H</sub>	EEPROM0	8 KB	00 0000 <sub>H</sub>	
	EEPROM1	8 KB	00 2000 <sub>H</sub>		EEPROM1	8 KB	00 2000 <sub>H</sub>	
	EEPROM2	8 KB	00 4000 <sub>H</sub>		EEPROM2	8 KB	00 4000 <sub>H</sub>	
					•••	•••		
	•••	•••	•••		EEPROM17	8 KB	02 2000 <sub>H</sub>	
				AF02 4000 <sub>H</sub>		Reserved		
	EEPROM47	8 KB	05 E000 <sub>H</sub>					
AF06 0000 <sub>H</sub>	•		·	AF06 0000 <sub>H</sub>				

Figure 17 TC27x DF\_EEPROM variants




Figure 18 TC27x Core1/2 PSPR variants






Figure 19 TC27x LMU variants




Figure 20 TC27x ETH variants



#### **Memory map of variants**




Figure 21 TC27x HSM variants

#### **CAN FD variants**

No influence on Memory Map.

CAN FD = "No" variants: all CAN register fields NCRx.FDEN have to be kept at 0<sub>B</sub>



## **Memory map of variants**

#### 7.6 TC29x

8/A000 0000 <sub>H</sub>	8 MB	6 MB	4 MB		Logical Sector	Phys. Sub- Sector	Size	Offset
8/A000 0000 <sub>H</sub>								Address
					S0		16 KB	00 0000 <sub>H</sub>
					S1	1	16 KB	00 4000н
					S2	1	16 KB	00 8000н
	PFlash0	PFlash0	PFlash0		<b>S</b> 3		16 KB	00 C000 <sub>H</sub>
	(2 MB)	(2 MB)	(2 MB)		S4		16 KB	01 0000н
ı				•	<b>S</b> 5		16 KB	01 4000 <sub>H</sub>
					S6		16 KB	01 8000н
0/4020.0000					S7		16 KB	01 C000⊦
8/A020 0000 <sub>H</sub>				\	S8	PS0	32 KB	02 0000⊦
PFlash1 (2 MB)	PFlash1 (2 MB)	PFlash1 (2 MB)		S9	(512 KB)	32 KB	02 8000 <sub>F</sub>	
				S10		32 KB	03 0000⊦	
				S11		32 KB	03 8000⊦	
				S12		32 KB	04 0000⊦	
				S13		32 KB	04 8000⊦	
					S14		32 KB	05 0000 <sub>F</sub>
8/A040 0000 <sub>H</sub>			Reserved		S15		32 KB	05 8000⊦
	PFlash2	PFlash2			S16		64 KB	06 0000 <sub>F</sub>
				<u> </u>	S17		64 KB	07 0000⊦
				\	S18		64 KB	08 0000⊦
(2 MB)	(2 MB)		\	S19		64 KB	09 0000⊦	
					S20	PS1 (512 KB)	128 KB	0A 0000⊦
					S21		128 KB	0C 0000⊦
					S22		128 KB	0E 0000 <sub>F</sub>
8/A060 0000 <sub>H</sub>			<i>- Y/////</i>	\	S23	PS2	256 KB	10 0000⊦
PFlash3	<i>\////</i> //	1////	\	S24	(512 KB)	256 KB	14 0000 <sub>H</sub>	
			\	S25	PS3	256 KB	18 0000 <sub>H</sub>	
	(2 MB)	Reserved	Reserved	\\	S26	(512 KB)	256 KB	1C 0000⊦

Figure 22 **TC29x PFlash variants** 



<b>DF_EEPROM Variants:</b> Exemplary EEPROM size:	<b>768 KB</b> 128 KB @ 500k				<b>192 KB</b> 32 KB @ 500k			
	Logical Sector	Size	Offset Address		Logical Sector	Size	Offset Address	
AF00 0000 <sub>H</sub>	EEPROM0	8 KB	00 0000 <sub>H</sub>	AF00 0000 <sub>H</sub>	EEPROM0	8 KB	00 0000 <sub>H</sub>	
	EEPROM1	8 KB	00 2000 <sub>H</sub>		EEPROM1	8 KB	00 2000 <sub>H</sub>	
	EEPROM2	8 KB	00 4000 <sub>H</sub>		EEPROM2	8 KB	00 4000 <sub>H</sub>	
					•••	•••		
	•••	•••			EEPROM23	8 KB	02 E000 <sub>H</sub>	
				AF03 0000 <sub>H</sub>		Reserved.		
	EEPROM95	8 KB	0В Е000н					
AF0C 0000 <sub>H</sub>				AF0C 0000 <sub>H</sub>				

Figure 23 TC29x DF\_EEPROM variants




Figure 24 TC29x Core1/2 DSPR variants



#### **Memory map of variants**




Figure 25 TC29x Core0 PSPR / DSPR variants




Figure 26 TC29x Core1/2 PSPR variants

v1.0






Figure 27 **TC29x ETH variants** 




Figure 28 TC29x FlexRay variants






Figure 29 **TC29x HSM variants** 






Figure 30 TC29x extended SRAM / ADAS



### **Memory map of variants**




Figure 31 TC29x ADAS variants

#### **CAN FD Variants**

No influence on Memory Map.

CAN FD = "No" variants: all CAN register fields NCRx.FDEN have to be kept at  $0_B$ 



**Revision history** 

# **Revision history**

# Major changes since the last revision

Page or reference	Description of change
V1.0	First release

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2019-03

Published by
Infineon Technologies AG
81726 Neubiberg, Germany

© 2019 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference ifxDSA0002

### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technolog delivery terms and conditions and prices pleas contact your nearest Infineon Technologies offic (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contai dangerous substances. For information on the type in question please contact your nearest Infineo Technologies office.

Except as otherwise explicitly approved by Infineo Technologies in a written document signed b authorized representatives of Infineo Technologies, Infineon Technologies' products manot be used in any applications where a failure of the product or any consequences of the use thereof careasonably be expected to result in personal injury