# **PIPE Operation Block Specs**

#### Introduction

The PIPE Operation Block module is a submodule under the LTSSM block. It is the connection between the LTSSM and the PHY layer.

The upper signals are connected to the State Machine while the lower signals are connected to a PHY module given by Mentor Graphics which we don't have access to.




Figure 1: LTSSM Implementation

# Signals

Note: (\*) means that this signal comes from PIPE V3.0 standard.

Name	Direction	Source/ destinaion	Descripti	on
i_LTSSMState	Input	State	Inputs from State machine	
[4:0]		Machine	Indicate the current state	
i_PhyStatus*	Input	PHY Layer	Inputs fr	
			Used to co	ommunicate completion of several PHY functions
				stable PCLK after Reset_n deassertion, power
			management state transitions, rate change, and receiver detection.	
i_RxElecIdle*	Input PHY Layer		Inputs from PHY	
				receiver detection of an electrical idle.
i_RxStatus* [2:0]	Input	PHY Layer	Inputs fr	
			Encodes receiver status and error codes for the received data stream when receiving data.	
			Sucam wi	ien receiving data.
			Value	Description
			000	Received data OK
			001	1 SKP added
			010	A SKP removed
			011	Receiver detected
			100	Both 8B/10B decode error and receive disparity error
			101	Elastic buffer overflow
			110	Elastic buffer under flow
			111	Receive disparity error
o_TxDetectRx_loo pback*	Output	PHY Layer	_	
			Used to tell the PHY to begin a receiver detection operation or to	
			begin loop	
o_TxElecIdle*	Output	PHY Layer	Output to	
				Y that the transmitter is electrically idle
o_TxCompliance*	Output	PHY Layer	Output to	
				unning disparity to negative. Used when transmitting the
D-D-1*	0-44	DIIXI		ess compliance pattern
o_RxPolarity*	Output	PHY Layer	Output to	Y to do a polarity inversion on the
			received o	1 2
o_PowerDown* [1:0]	Output	PHY Layer	Output to PHY	
	5 arp ar		Value	Description
			00	L0, normal operation
			01	L0s, low recovery power saving state
			10	L1, long recovery power saving state
			11	L2, lowest power state
D . *	0.4	DIII		•
o_Rate*	Output	PHY Layer	Output to	
			Control th	ne link signaling rate.

o_LTSSM_UpLink	Output	State	Output to LTSSM
		Machine	Indicates bit and symbol lock, ready to L0 state
o_LTSSM_RxElec	Output	State	Output to LTSSM
Idle		Machine	Mirror the i_RxElecIdle coming from PHY to LTSSM
o_LTSSM_LaneDe	Output	State	Output to LTSSM
tected		Machine	Indicate successful detection of a receiver to LTSSM

## Block Diagram





Figure 2: PIPE Operation block Implementation.

The upper signals are connected to the State Machine while the lower signals are connected to a PHY module given by Mentor Graphics which we don't have access to.

### Functionality

- The main interface between the LTSSM and the PHY layer according to the PIPE standard.



- It is used to detect whether there's a receiver connected or not.

#### Theory of operation

It takes the state of LTSSM <u>i\_LTSSM\_State</u> as an input, when it is in the detect active, it checks the <u>i\_PhyStatus</u> signal, if it is '1', it then checks the <u>i\_RXstatus</u> signal and asserts the <u>o\_LTSSM\_LaneDetected</u> signal only if there's a receiver detected.

Otherwise, the o LTSSM LaneDetected signal is always '1' unless it is in the detect quite state.

### Latency

It is a combinational block with no clock or reset signals; once any of the inputs change, the outputs change immediately.