

Electrical Engineering Department,

Fourth Year - Communications & Electronics.

# **EE 431 DIGITAL INTEGRATED CIRCUITS**

### Lab#1:

**Physical Design and Layout of CMOS Inverter** 

PREPARED BY	SECTION	SEAT.NO.
Mahmoud Mohamed Kamal Ismail	7	250

> Contents	
1. Screenshot of Layout	Page 2
2. Screenshot of netlist (extracted file)	Page 3
3. Screenshot of the Result from simulation	Page 3

> List of Figures	
Figure 1 Screenshot of Layout	Page 2
Figure 2 No DRC errors	Page 2
Figure 3 Screenshot of netlist (extracted file)	Page 3
Figure 4 Screenshot of the Result from simulation	Page 3

## 1. Screenshot of Layout




Figure 1 Screenshot of Layout




Figure 2 No DRC errors

#### 2. Screenshot of netlist (extracted file)

```
* Warning: Layers with Unassigned APEA Capacitance.

* Charge Resistors

* Choly Resistors

* Charge Resistors

* Charge Resistors

* Charge Resistors

* Charge Resistors

* Choly Resi
```

Figure 3 Screenshot of netlist (extracted file)

#### 3. Screenshot of the Result from simulation




Figure 4 Screenshot of the Result from simulation