Alexandria University Faculty of engineering Communication department



VLSI#9


Supervised by Prof. M. EL-Banna ,prof. M. Rizk and Eng. Fouad M. Ismail


1.	Ahmed Magdy Ibrahim	34
2.	Ayten Emad Aly Aly	57
3.	Raneem Wael Ahmed	101
4.	Fatma Elzahraa Elsayed	181
5.	Mohamed Ahmed Tawfik	207
6.	Mahmoud Mohamed Kamal	250
7.	Mariam Ahmed Hussein	257
8.	Merihan Gaber Ibrahim	260
9.	Mostafa Hussein Mahmoud	261
10.	Nour Mohmed Ahmed	291
11.	Hoda Mohmed Farid	306

First phase: NAND and NOR cells


NAND:

Schematic: Y=A.B







For Wp_Nand=Wp_Nand=600n & L_Nand=350n




NOR:

Schematic: Y=A+B






For Wp_Nor=7.5u ,Wp_Nor=600n & L_Nor=350n









Second phase: the large circuit


Full Adder using NAND


Schematic:






Full Adder operation:










Calculating delay:

Schematic:






Delay = 0.1756ns




Delay=0.27ns


Full Adder using NOR

Schematic:








Operation:




Calculating delay:







Delay= 0.438ns



Delay=0.5ns