

Alexandria University
Faculty of engineering
Communication department



VLSI #9


Supervised by Prof. M. EL-Banna ,prof. M. Rizk and Eng. Fouad M. Ismail

1. Ahmed Magdy Ibrahim	34
2. Ayten Emad Aly Aly	57
3. Raneem Wael Ahmed	101
4. Fatma Elzahraa Elsayed	181
5. Mohamed Ahmed Tawfik	207
6. Mahmoud Mohamed Kamal	250
7. Mariam Ahmed Hussein	257
8. Merihan Gaber Ibrahim	260
9. Mostafa Hussein Mahmoud	261
10. Nour Mohamed Ahmed	291
11. Hoda Mohamed Farid	306


First phase: NAND and NOR cells

NAND:


Schematic: $Y=A.B$



Symbol:



For $Wp_Nand=Wp_Nand=600n$ & $L_Nand=350n$



Virtuoso® Analog Design Environment (2)

Status: Selecting outputs to be saved... T=27 C Simulator: spectre 5


Session Setup Analyses Variables Outputs Simulation Results Tools Help

Design			Analyses			
Library	Final_Project		#	Type	Arguments.....	Enable
Cell	NAND_INV		1	dc	t 0 3 10m ..	yes
View	schematic					

Design Variables			Outputs			
#	Name	Value	#	Name/Signal/Expr	Value	Plot Save March
1	Wp_nand	600n	1	OUT		yes allv no
2	Wn_nand	600n	2	IN		yes allv no
3	Vin	1				
4	L_nand	350n				


Plotting mode: Replace

> Select on Schematic Outputs to Be Saved




NOR:


Schematic: $Y=A+B$



Symbol:



For $Wp_Nor=7.5u$, $Wp_Nor=600n$ & $L_Nor=350n$



Virtuoso® Analog Design Environment (3)

Status: Ready T=27 C Simulator: spectre 21


Session Setup Analyses Variables Outputs Simulation Results Tools Help

Design			Analyses			
Library	Cell	View	#	Type	Arguments.....	Enable
Final_Project	NOR_INV	schematic	1	dc	t 0 3 10m ..	yes

Design Variables			Outputs			
#	Name	Value	#	Name/Signal/Expr	Value	Plot Save March
1	Wp_nor	7.5u	1	OUT		yes allv no
2	Wn_nor	600n	2	IN		yes allv no
3	Vin	1				
4	L_nor	350n				

Plotting mode: Replace


> Results in /root/simulation/NOR_INV/spectre/schematic




Second phase: the large circuit

Full Adder using NAND


Schematic:



Symbol:



Full Adder operation:



Virtuoso® Analog Design Environment (1)

Status: Selecting outputs to be saved... T=27 C Simulator: spectre 8


Session Setup Analyses Variables Outputs Simulation Results Tools Help

Design			Analyses			
Library	Cell	View	#	Type	Arguments.....	Enable
Hoda	fulladders	schematic	1	tran	0 100n mode..	yes

Design Variables			Outputs					
#	Name	Value	#	Name/Signal/Expr	Value	Plot	Save	March
1	Wp_nand	600n	1	A		yes	allv	no
2	Wn_nand	600n	2	B		yes	allv	no
3	L_nand	350n	3	Cin		yes	allv	no
			4	Sum		yes	allv	no
			5	Cout		yes	allv	no


Plotting mode: Replace

> Select on Schematic Outputs to Be Saved



Calculating delay:

Schematic:



Virtuoso® Analog Design Environment (2)

Status: Selecting outputs to be plotted... T=27 C Simulator: spectre 16

Session Setup Analyses Variables Outputs Simulation Results Tools Help

Design

Library: Hoda
Cell: fulladdersDELAYb
View: schematic

Design Variables

#	Name	Value
1	Wp_nand	600n
2	Wn_nand	600n
3	L_nand	350n

Analyses


#	Type	Arguments	Enable
1	tran	0 100n mode..	yes


Outputs

#	Name/Signal/Expr	Value	Plot	Save	March
1	net030		yes	allv	no
2	Cin		yes	allv	no


Plotting mode: Replace

> Select on Schematic Outputs to Be Plotted






Delay = 0.1756ns




Delay=0.27ns

Full Adder using NOR


Schematic:



Symbol:



Operation:



Virtuoso® Analog Design Environment (3)

Status: Selecting outputs to be plotted... T=27 C Simulator: spectre 12


Session Setup Analyses Variables Outputs Simulation Results Tools Help

Design			Analyses			
Library	Final_Project		#	Type	Arguments	Enable
Cell	FullAdder_NOR_Si		1	tran	0 100n mode..	yes
View	schematic					




Design Variables			Outputs					
#	Name	Value	#	Name/Signal/Expr	Value	Plot	Save	March
1	Wp_nor	7.5u	1	X		yes	allv	no
2	Wn_nor	600n	2	Y		yes	allv	no
3	L_nor	350n	3	Cin		yes	allv	no
			4	SUM		yes	allv	no
			5	Cout		yes	allv	no


Plotting mode: Replace

> Select on Schematic Outputs to Be Plotted




Schematic:





Delay= 0.438ns



Delay=0.5ns