



## Assignment 1: Verification of Parameterized RAM Module

### Objective

The goal of this assignment is to verify the functionality of a parameterized RAM module by creating directed and random test cases using \$random. You are required to develop a testbench in SystemVerilog to test the module under different conditions and ensure correctness.

### Design Specifications

#### 1. Parameterized Configuration:

- **MEM\_WIDTH:** Defines the bit-width of the memory (default: 8 bits).
- **MEM\_DEPTH:** Specifies the number of memory locations (default: 256 locations).
- **ADDR\_SIZE:** Computed using  $\$clog2(\text{MEM\_DEPTH})$ , representing the address width.

#### 2. Ports:

- **clk:** Clock signal controlling memory operations.
- **rst\_n:** Asynchronous active-low reset, which resets the dout when asserted.
- **wr\_en:** Write enable signal (when high, stores din at addr\_wr).
- **rd\_en:** Read enable signal (when high, outputs data from addr\_rd to dout).
- **addr\_wr:** Address for write operation.
- **addr\_rd:** Address for read operation.
- **din:** Data input for writing.
- **dout:** Data output for reading.



### 3. Functionality:

- Data is written into memory when **wr\_en** is high on the rising edge of clk.
- Data is read from memory when **rd\_en** is high on the rising edge of clk.
- Reset (**rst\_n**) clears the output (**dout**).

## Verification Requirements

Your task is to develop a SystemVerilog testbench that verifies the RAM module using directed and random test cases. The verification should include:

### 1. Directed Test Cases:

- **Basic Read/Write Operations:** Write a value to a specific address and read it back.
- **Reset Behavior:** Ensure dout resets correctly when rst\_n is asserted.
- **Edge Cases:** Test the first and last memory locations.

### 2. Random Test Cases:

- Use \$random to generate random addresses, data, and control signals.
- Verify that random sequences of read and write operations behave as expected.
- Test corner cases such as consecutive reads/writes and invalid accesses.

### 3. Coverage Goals:

- Ensure all key functionalities are exercised.
- Generate a basic report summarizing the test results.

**Note:** You **must** use tasks in your testbench to improve modularity and code readability. Tasks should be implemented for common operations like writing to and reading from memory, ensuring better structure and reusability in the verification process.



## Submission Requirements

One PDF file having the following:

1. Verification plan
2. Design file  
If the design has bugs, then fix them otherwise upload the given design file.
3. Testbench file
4. Do file
5. Coverage report text file
6. Clear and neat QuestaSim waveform snippets showing the functionality of the design with each test plan item
7. Branch, statement and toggle coverage report snippets with justification if you could not reach 100% coverage for the designs.
8. Below is a basic SystemVerilog testbench to help you get started:

```
1 module ram_tb;
2   parameter MEM_WIDTH = 8; // Bit-width of each memory location
3   parameter MEM_DEPTH = 256; // Total number of memory locations
4   parameter ADDR_SIZE = $clog2(MEM_DEPTH); // Address width calculated from MEM_DEPTH
5
6   // Define signals
7   logic clk, rst_n, wr_en, rd_en;
8   logic [ADDR_SIZE-1:0] addr_wr, addr_rd;
9   logic [MEM_WIDTH-1:0] din;
10  logic [MEM_WIDTH-1:0] dout;
11  // Instantiate RAM module
12  RAM #(.MEM_WIDTH(MEM_WIDTH), .MEM_DEPTH(MEM_DEPTH)) dut (
13    .clk(clk), .rst_n(rst_n), .wr_en(wr_en), .rd_en(rd_en),
14    .addr_wr(addr_wr), .addr_rd(addr_rd), .din(din), .dout(dout)
15  ); // you can use dut(*) if names of signal in testbench is similar to design
16
17  // Clock generation
18  always #5 clk = ~clk;
19  // Task for writing data to memory
20  task write(input logic [ADDR_SIZE-1:0] addr, input logic [MEM_WIDTH-1:0] data);
21  begin
22    wr_en = 1;
23    addr_wr = addr;
24    din = data;
25    #10;
26    wr_en = 0;
27  end
28 endtask
29 // Test sequence
30 initial begin
31   clk = 0; rst_n = 0; wr_en = 0; rd_en = 0;
32   addr_wr = 0; addr_rd = 0; din = 0;
33
34   #10 rst_n = 1; // Release reset
35   // Directed test case using the write task
36   write(5, 8'hA5); // Write 0xA5 to address 5
37
38   // Single randomized test case
39   write($random % MEM_DEPTH, $random);
40   #50 $stop; // Stop simulation
41 end
42 endmodule
```

You should modify and extend this testbench to include more corner cases, improve coverage, and ensure correctness.

**Good luck!**