


# Designing and Testing a Traffic Controller with a Timer

*Represented by: Mahmoud Ismail Mahmoud*

*Using Modelsim and Vivado*




## System Specification:

The system manages the operation of traffic signals at a four-way intersection. Each direction has three lights (Green, Yellow, Red), and the system cycles through them with programmable timing intervals, 10 seconds for green, and 3 seconds for yellow. It also offers an option for pedestrian requests that extends the green phase by 5 seconds.

## System Design:

The system consists of three main blocks.



### Clock divider:

Makes the clock period of the system equal to 1 second, instead of 10 nanoseconds.

### Counter:

The system's timer, using **op\_clk** (a clock with a period of 1 second), counts up to 18 seconds in the maximum case. Its main functionality is controlling the finite state machine, with the signal **ctrl**. With the **request** signal (which represents the pedestrian request), the counter works in two case:

1. Pedestrian request = 0: counts up to 12 divided by: 0 to 9 ctrl = 1, 10 to 12 ctrl = 0.
2. Pedestrian request = 1: counts up to 12 divided by: 0 to 14 ctrl = 1, 15 to 17 ctrl = 0.

### FSM:


Controls the lights of each way, using the **ctrl** signal from the counter. States using mealy:

**S0:** North-south green west-east red.

**S1:** All is yellow for 3 seconds.


**S2:** West-east green north-south red.

**S4:** All is yellow for 3 seconds.




## RTL Codes:

### Clock divider:



```
1  module clock_divider (  
2      input clk, // system clock  
3      input rst_n, // system reset (asynchronous active-low reset)  
4      output reg op_clk // operation clock  
5  );  
6  
7  reg [26: 0] i; // counter  
8  
9  always @ (posedge clk or negedge rst_n) begin  
10     if (!rst_n)  
11         i <= 27'b0;  
12     else  
13         i <= i + 27'b1;  
14 end  
15  
16 always @ (*) begin  
17     if (!rst_n)  
18         op_clk = clk;  
19     else  
20         op_clk = ~i[26];  
21 end  
22 endmodule
```

## Counter:



```
1  module counter (  
2      input clk,  
3      input rst_n,  
4      input request,  
5      output reg ctrl  
6  );  
7  
8  reg [4:0] counts;  
9  always @ (posedge clk or negedge rst_n) begin  
10     if (!rst_n )  
11         counts <= 5'b0;  
12     else if (request) begin  
13         if (counts == 5'b10001)  
14             counts <= 5'b0;  
15         else  
16             counts <= counts + 1'b1;  
17     end  
18     else begin  
19         if (counts == 5'b01100)  
20             counts <= 5'b0;  
21         else  
22             counts <= counts + 1'b1;  
23     end  
24 end  
25  
26 always @ (*) begin  
27     if (request) begin  
28         ctrl = ~(counts[4] | &counts[3:0]);  
29     end  
30     else begin  
31         ctrl = ~(&counts[3:2] | (counts[3] & counts[1]));  
32     end  
33 end  
34 endmodule
```

## FSM:



```
1  module fsm (  
2      input ctrl,  
3      input clk,  
4      input rst_n,  
5      output reg north_green,  
6      output reg north_red,  
7      output reg north_yellow,  
8      output reg south_green,  
9      output reg south_red,  
10     output reg south_yellow,  
11     output reg east_green,  
12     output reg east_red,  
13     output reg east_yellow,  
14     output reg west_green,  
15     output reg west_red,  
16     output reg west_yellow  
17 );  
18  
19 localparam s0 = 2'b0, s1 = 2'b1, s2 = 2'b10, s3 = 2'b11;  
20 reg [1:0] cs, ns;  
21  
22 always @ (posedge clk or negedge rst_n) begin  
23     if (!rst_n)  
24         cs <= s0;  
25     else  
26         cs <= ns;  
27 end  
28  
29 always @ (*) begin  
30     north_green = 1'b0;  
31     north_red = 1'b0;  
32     north_yellow = 1'b0;  
33     south_green = 1'b0;  
34     south_red = 1'b0;  
35     south_yellow = 1'b0;  
36     east_green = 1'b0;  
37     east_red = 1'b0;  
38     east_yellow = 1'b0;  
39     west_green = 1'b0;  
40     west_red = 1'b0;  
41     west_yellow = 1'b0;
```

```
42     case (cs)  
43         s0: begin  
44             north_green = 1'b1;  
45             south_green = 1'b1;  
46             east_red = 1'b1;  
47             west_red = 1'b1;  
48             if (ctrl)  
49                 ns = s0;  
50             else  
51                 ns = s1;  
52         end  
53         s1: begin  
54             north_yellow = 1'b1;  
55             south_yellow = 1'b1;  
56             west_yellow = 1'b1;  
57             east_yellow = 1'b1;  
58             if (ctrl)  
59                 ns = s2;  
60             else  
61                 ns = s1;  
62         end  
63         s2: begin  
64             east_green = 1'b1;  
65             west_green = 1'b1;  
66             north_red = 1'b1;  
67             south_red = 1'b1;  
68             if (ctrl)  
69                 ns = s2;  
70             else  
71                 ns = s3;  
72         end  
73         s3: begin  
74             north_yellow = 1'b1;  
75             south_yellow = 1'b1;  
76             west_yellow = 1'b1;  
77             east_yellow = 1'b1;  
78             if (ctrl)  
79                 ns = s0;  
80             else  
81                 ns = s3;  
82         end  
83     endcase  
84 end  
85 endmodule
```

[Top:](#)


```
1  module top (  
2      input clk,  
3      input rst_n,  
4      input request,  
5      output _north_green_,  
6      output _north_red_,  
7      output _north_yellow_,  
8      output _south_green_,  
9      output _south_red_,  
10     output _south_yellow_,  
11     output _east_green_,  
12     output _east_red_,  
13     output _east_yellow_,  
14     output _west_green_,  
15     output _west_red_,  
16     output _west_yellow_  
17 );  
18  
19 wire [4:0] counts;  
20 wire ctrl;  
21 wire op_clk;  
22  
23 clock_divider clk_div (  
24     .clk(clk),  
25     .op_clk(op_clk),  
26     .rst_n(rst_n)  
27 );  
28  
29 counter counter_block (  
30     .clk(op_clk),  
31     .rst_n(rst_n),  
32     .request(request),  
33     .ctrl(ctrl),  
34     .counts(counts)  
35 );  
36  
37 fsm fsm_block (  
38     .ctrl(ctrl),  
39     .clk(op_clk),  
40     .rst_n(rst_n),  
41     .north_green(_north_green_),  
42     .north_red(_north_red_),  
43     .north_yellow(_north_yellow_),  
44     .south_green(_south_green_),  
45     .south_red(_south_red_),  
46     .south_yellow(_south_yellow_),  
47     .east_green(_east_green_),  
48     .east_red(_east_red_),  
49     .east_yellow(_east_yellow_),  
50     .west_green(_west_green_),  
51     .west_red(_west_red_),  
52     .west_yellow(_west_yellow_)  
53 );  
54 endmodule
```

## Testbench:


```
1 module testbench ();
2
3 reg clk;
4 reg rst_n;
5 reg request;
6 wire north_green;
7 wire north_red;
8 wire north_yellow;
9 wire south_green;
10 wire south_red;
11 wire south_yellow;
12 wire east_green;
13 wire east_red;
14 wire east_yellow;
15 wire west_green;
16 wire west_red;
17 wire west_yellow;
18
19 integer correct, wrong;
20
21 top DUT (.);
22
23 initial begin
24     clk = 0;
25     forever
26         #10 clk = ~clk;
27 end
28
29 task delay_10_cycles_NS; // checks for north-south state.
30     repeat (10) begin
31         @(negedge clk);
32         if (!(north_green && south_green && east_red && west_red)) begin
33             $display ("Error in north-south state");
34             wrong = wrong + 1;
35         end
36         else
37             correct = correct + 1;
38     end
39 endtask
40
41
42 task delay_10_cycles_EW; // checks for east-west state.
43     repeat (10) begin
44         @(negedge clk);
45         if (!(east_green && west_green && north_red && south_red)) begin
46             $display ("Error in east-west state");
47             wrong = wrong + 1;
48         end
49         else begin
50             correct = correct + 1;
51         end
52     end
53 endtask
54
55 task delay_3_cycles; // checks for waiting state.
56     repeat (3) begin
57         @(negedge clk);
58         if (!(north_yellow && south_yellow && east_yellow && west_yellow)) begin
59             $display ("Error in waiting state");
60             wrong = wrong + 1;
61         end
62         else begin
63             correct = correct + 1;
64         end
65     end
66 endtask
67
68 task delay_15_cycles_NS; // checks for north-south state.
69     repeat (15) begin
70         @(negedge clk);
71         if (!(north_green && south_green && east_red && west_red)) begin
72             $display ("Error in north-south state");
73             wrong = wrong + 1;
74         end
75         else begin
76             correct = correct + 1;
77         end
78     end
79 endtask
80
81 task delay_15_cycles_EW; // checks for east-west state.
82     repeat (15) begin
83         @(negedge clk);
84         if (!(east_green && west_green && north_red && south_red)) begin
85             $display ("Error in east-west state");
86             wrong = wrong + 1;
87         end
88         else begin
89             correct = correct + 1;
90         end
91     end
92 endtask
93
94 initial begin
95     rst_n = 0;
96     correct = 0;
97     wrong = 0;
98     request = 0;
99     @(negedge clk);
100     rst_n = 1;
101     delay_10_cycles_NS();
102     delay_3_cycles();
103     delay_10_cycles_EW();
104     delay_3_cycles();
105     delay_10_cycles_NS();
106     delay_3_cycles();
107     delay_10_cycles_EW();
108     delay_3_cycles();
109     request = 1;
110     delay_15_cycles_NS();
111     delay_3_cycles();
112     delay_15_cycles_EW();
113     delay_3_cycles();
114     delay_15_cycles_NS();
115     delay_3_cycles();
116     delay_15_cycles_EW();
117     delay_3_cycles();
118     $display("Correct checks : %d , wrong checks : %d", correct , wrong);
119     $stop;
120 end
121 endmodule
```

## Results from waveform:


### Full waveform:



### Waveform for full cycle with pedestrian request = 0:



### Waveform for full cycle with pedestrian request = 1:




### Transcript after testbench:


```
# Top level modules:
#   testbench
# End time: 06:29:39 on Sep 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench -coverage
# Start time: 06:29:40 on Sep 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm(fast)".
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.counter(fast)
# Loading work.fsm(fast)
# Correct checks :          124 , wrong checks :          0
# ** Note: $stop      : testbench.sv(119)
#   Time: 2500 ps   Iteration: 1   Instance: /testbench
# Break in Module testbench at testbench.sv line 119
```




## Block-level schematic:




## Clock divider schematic:



## Counter schematic:



## FSM schematic:



## Synthesis timing report:

### Design Timing Summary

| Setup                                | Hold                             | Pulse Width                                       |
|--------------------------------------|----------------------------------|---|
| Worst Negative Slack (WNS): 6.986 ns | Worst Hold Slack (WHS): 0.131 ns | Worst Pulse Width Slack (WPWS): 4.500 ns          |
| Total Negative Slack (TNS): 0.000 ns | Total Hold Slack (THS): 0.000 ns | Total Pulse Width Negative Slack (TPWS): 0.000 ns |
| Number of Failing Endpoints: 0       | Number of Failing Endpoints: 0   | Number of Failing Endpoints: 0                    |
| Total Number of Endpoints: 34        | Total Number of Endpoints: 34    | Total Number of Endpoints: 35                     |

All user specified timing constraints are met.

## Synthesis power report:


### Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

|                                     |                 |
|-------------------------------------|-----------------|
| Total On-Chip Power:                | 0.078 W         |
| Design Power Budget:                | Not Specified   |
| Power Budget Margin:                | N/A             |
| Junction Temperature:               | 25.4°C          |
| Thermal Margin:                     | 74.6°C (14.8 W) |
| Effective $\theta_{JA}$ :           | 5.0°C/W         |
| Power supplied to off-chip devices: | 0 W             |
| Confidence level:                   | Medium          |

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity


### On-Chip Power



## Synthesis utilization report:

### Summary

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT      | 13          | 20800     | 0.06          |
| FF       | 34          | 41600     | 0.08          |
| IO       | 15          | 106       | 14.15         |



## Implementation timing report:

### Design Timing Summary

| Setup                                | Hold                             | Pulse Width                                       |
|--------------------------------------|----------------------------------|---|
| Worst Negative Slack (WNS): 2.988 ns | Worst Hold Slack (WHS): 0.033 ns | Worst Pulse Width Slack (WPWS): 3.750 ns          |
| Total Negative Slack (TNS): 0.000 ns | Total Hold Slack (THS): 0.000 ns | Total Pulse Width Negative Slack (TPWS): 0.000 ns |
| Number of Failing Endpoints: 0       | Number of Failing Endpoints: 0   | Number of Failing Endpoints: 0                    |
| Total Number of Endpoints: 3824      | Total Number of Endpoints: 3808  | Total Number of Endpoints: 2139                   |

All user specified timing constraints are met.

## Implementation power report:


### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

|                                     |                      |
|-------------------------------------|----------------------|
| <b>Total On-Chip Power:</b>         | <b>0.086 W</b>       |
| <b>Design Power Budget:</b>         | <b>Not Specified</b> |
| <b>Power Budget Margin:</b>         | <b>N/A</b>           |
| <b>Junction Temperature:</b>        | <b>25.4°C</b>        |
| Thermal Margin:                     | 74.6°C (14.8 W)      |
| Effective $\theta_{JA}$ :           | 5.0°C/W              |
| Power supplied to off-chip devices: | 0 W                  |
| Confidence level:                   | Medium               |

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity


### On-Chip Power




## Implementation utilization report:

### Summary

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT      | 1250        | 20800     | 6.01          |
| LUTRAM   | 108         | 9600      | 1.13          |
| FF       | 1954        | 41600     | 4.70          |
| BRAM     | 0.50        | 50        | 1.00          |
| IO       | 15          | 106       | 14.15         |



## Implementation:



## **GitHub Repository:**

<https://github.com/MahmoudIsmail47/Traffic-controller-with-a-timer>