

Synchronous FIFO

Submitted to:-

Eng/Kareem Waseem

Eng/Alaa

Submitted By:-

Mahmoud Lotfy AbdelHamid Amr

mahmoudlotfy383@gmail.com

Table of Contents

1- Verification Plan.....	3
2- Modules.....	3
1- FIFO.sv.....	3
2- top.sv	7
3- FIFO_TB.sv	8
4- monitor.sv.....	9
3- Interface.....	10
4- Packages and Classes	11
1- SHARED_PKG (SHARED_class)	11
2- FIFO_Transaction_pkg (FIFO_Transaction)	12
3- FIFO_Coverage_pkg (FIFO_Coverage).....	13
4- FIFO_Scoreboard_pkg (FIFO_Scoreboard).....	14
5- Assertions.....	17
6- DO File.....	22
7- Code Coverage.....	23
8- Functional Coverage	23
9- Assertions Coverage	24
10- Simulation	26

I will attach a zip file that will contain all codes if you want to see more.

1- Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
RESET	When the reset is asserted, the output flags value should be low and empty flag must be high and make <code>rst</code> be deasserted most of time	Directed at the start of tb then make it randomized	cover reset	immediate assertions to check async reset and also check the effect of <code>rst</code> in <code>score_board</code>
FIFO_1	the effect when <code>wr_en</code> high and <code>rd_en</code> low should write	randomized during the tb	cover all cases of <code>wr_en</code> and <code>rd_en</code> by cross coverage	concurrent assertions to check all effects of <code>wr_en</code> and <code>rd_en</code> and also by <code>score_board</code>
FIFO_2	the effect when <code>wr_en</code> low and <code>rd_en</code> high should read	randomized during the tb	cover all cases of <code>wr_en</code> and <code>rd_en</code> by cross coverage	concurrent assertions to check all effects of <code>wr_en</code> and <code>rd_en</code> and also by <code>score_board</code>
FIFO_3	the effect when <code>wr_en</code> high and <code>rd_en</code> high and full should read	randomized during the tb	cover all cases of <code>wr_en</code> and <code>rd_en</code> by cross coverage	concurrent assertions to check all effects of <code>wr_en</code> and <code>rd_en</code> and also by <code>score_board</code>
FIFO_4	the effect when <code>wr_en</code> high and <code>rd_en</code> high and empty write	randomized during the tb	cover all cases of <code>wr_en</code> and <code>rd_en</code> by cross coverage	concurrent assertions to check all effects of <code>wr_en</code> and <code>rd_en</code> and also by <code>score_board</code>
FIFO_5	<code>wr_en</code> high and full	randomized during the tb	cover all cases of <code>wr_en</code> and <code>rd_en</code> and full by cross coverage	concurrent assertions to check all effects of <code>wr_en</code> and also by <code>score_board</code>
FIFO_6	<code>rd_en</code> high and empty	randomized during the tb	cover all cases of <code>wr_en</code> and <code>rd_en</code> and empty by cross coverage	concurrent assertions to check all effects of <code>rd_en</code> and also by <code>score_board</code>
FIFO_7	check almostfull	randomized during the tb	cover all cases of <code>wr_en</code> and <code>rd_en</code> and almostfull by cross coverage	concurrent assertions to check almostfull and also by <code>score_board</code>
FIFO_8	check almostempty	randomized during the tb	cover all cases of <code>wr_en</code> and <code>rd_en</code> and almostempty by cross coverage	concurrent assertions to check almostempty and also by <code>score_board</code>
FIFO_9	check overflow	randomized during the tb	cover all cases of <code>wr_en</code> and <code>rd_en</code> and overflow by cross coverage	concurrent assertions to check overflow and also by <code>score_board</code>
FIFO_10	check underflow	randomized during the tb	cover all cases of <code>wr_en</code> and <code>rd_en</code> and underflow by cross coverage	concurrent assertions to check underflow and also by <code>score_board</code>
FIFO_11	check relation between full and almostfull	randomized during the tb		concurrent assertions to check relation between full and almostfull
FIFO_12	check relation between empty and almostempty	randomized during the tb		concurrent assertions to check relation between empty and almostempty
FIFO_13	check <code>wr_ptr</code>	randomized during the tb		concurrent assertions to check all possible cases for <code>wr_ptr</code>
FIFO_14	check <code>rd_ptr</code>	randomized during the tb		concurrent assertions to check all possible cases for <code>rd_ptr</code>
FIFO_15	check count	randomized during the tb		concurrent assertions to check all possible cases for count
FIFO_16	check <code>max_fifo_addr</code>	randomized during the tb		immediate assertions to check <code>max_fifo_addr</code>

2- Modules

1- FIFO.sv

The design has more than bug there is the original design

```

1 module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
2 parameter FIFO_WIDTH = 16;
3 parameter FIFO_DEPTH = 8;
4 input [FIFO_WIDTH-1:0] data_in;
5 input clk, rst_n, wr_en, rd_en;
6 output reg [FIFO_WIDTH-1:0] data_out;
7 output reg wr_ack, overflow;
8 output full, empty, almostfull, almostempty, underflow;
9
10 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
11
12 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
13
14 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
15 reg [max_fifo_addr:0] count;
16
17 always @(posedge clk or negedge rst_n) begin
18     if (!rst_n) begin
19         wr_ptr <= 0;
20     end
21     else if (wr_en && count < FIFO_DEPTH) begin
22         mem[wr_ptr] <= data_in;
23         wr_ack <= 1;
24         wr_ptr <= wr_ptr + 1;
25     end
26     else begin
27         wr_ack <= 0;
28         if (full & wr_en)
29             overflow <= 1;
30         else
31             overflow <= 0;
32     end
33 end
34
35 always @(posedge clk or negedge rst_n) begin
36     if (!rst_n) begin
37         rd_ptr <= 0;
38     end
39     else if (rd_en && count != 0) begin
40         data_out <= mem[rd_ptr];
41         rd_ptr <= rd_ptr + 1;
42     end
43 end
44
45 always @(posedge clk or negedge rst_n) begin
46     if (!rst_n) begin
47         count <= 0;
48     end
49     else begin
50         if ({wr_en, rd_en} == 2'b10) && !full)
51             count <= count + 1;
52         else if ({wr_en, rd_en} == 2'b01) && !empty)
53             count <= count - 1;
54     end
55 end
56
57 assign full = (count == FIFO_DEPTH)? 1 : 0;
58 assign empty = (count == 0)? 1 : 0;
59 assign underflow = (empty && rd_en)? 1 : 0;
60 assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
61 assign almostempty = (count == 1)? 1 : 0;
62
63 endmodule

```

BUGS:-

- 1- Wr_ack must be rested
- 2- Overflow must be rested
- 3- almostfull must be $(\text{count} == \text{FIFO_IF.FIFO_DEPTH-1})? 1 : 0$;
not $(\text{count} == \text{FIFO_IF.FIFO_DEPTH-2})? 1 : 0$;
- 4- underflow must be sequential output as required not combinational output

- 5- underflow must be zero if (`FIFO_IF.rd_en && count != 0`) and that ignored in the original design and that important to do that because not make underflow remain has old value and update each clk cycle
- 6- overflow must be zero if (`FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH`) and that ignored in the original design and that important to do that because not make overflow remain has old value and update each clk cycle
- 7- these are two conditions are ignored in design and I add them as required and the two conditions are

Note: If a read and write enables were high and the FIFO was empty, only writing will take place and vice versa if the FIFO was full.

Must make count can deal with these two conditions

And this is the modified version of design after fix all bugs mentioned above.

```

1 module FIFO(FIFO_Interface.DUT FIFO_IF);
2
3 localparam max_fifo_addr = $clog2(FIFO_IF.FIFO_DEPTH);
4
5 reg [FIFO_IF.FIFO_WIDTH-1:0] mem [FIFO_IF.FIFO_DEPTH-1:0];
6
7 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
8 reg [max_fifo_addr:0] count;
9
10 always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
11     if (!FIFO_IF.rst_n) begin
12         wr_ptr <= 0;
13         FIFO_IF.wr_ack <= 0; // modified
14         FIFO_IF.overflow <= 0; // modified
15     end
16     else if (FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) begin
17         mem[wr_ptr] <= FIFO_IF.data_in;
18         FIFO_IF.wr_ack <= 1;
19         wr_ptr <= wr_ptr + 1;
20         FIFO_IF.overflow <= 0; // modified
21     end
22     else begin
23         FIFO_IF.wr_ack <= 0;
24         if (FIFO_IF.full & FIFO_IF.wr_en)
25             FIFO_IF.overflow <= 1;
26         else
27             FIFO_IF.overflow <= 0;
28     end
29 end
30
31 always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
32     if (!FIFO_IF.rst_n) begin
33         rd_ptr <= 0;
34         FIFO_IF.underflow<=0; // modified
35     end
36     else if (FIFO_IF.rd_en && count != 0) begin
37         FIFO_IF.data_out <= mem[rd_ptr];
38         rd_ptr <= rd_ptr + 1;
39         FIFO_IF.underflow<=0; // modified
40     end
41     else begin // modified
42         if (FIFO_IF.empty && FIFO_IF.rd_en) begin
43             FIFO_IF.underflow<=1;
44         end
45         else begin
46             FIFO_IF.underflow<=0;
47         end
48     end
49 end
50
51 always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
52     if (!FIFO_IF.rst_n) begin
53         count <= 0;
54     end
55     else begin
56         if ( {{FIFO_IF.wr_en}, FIFO_IF.rd_en} == 2'b10) && !FIFO_IF.full)
57             count <= count + 1;
58         else if ( {{FIFO_IF.wr_en}, FIFO_IF.rd_en} == 2'b01) && !FIFO_IF.empty)
59             count <= count - 1;
60         else if ( {{FIFO_IF.wr_en}, FIFO_IF.rd_en} == 2'b11) && FIFO_IF.full) begin // modified
61             count <= count - 1;
62         end
63         else if ( {{FIFO_IF.wr_en}, FIFO_IF.rd_en} == 2'b11) && FIFO_IF.empty) begin // modified
64             count <= count + 1;
65         end
66     end
67 end
68
69 assign FIFO_IF.full = (count == FIFO_IF.FIFO_DEPTH)? 1 : 0;
70 assign FIFO_IF.empty = (count == 0)? 1 : 0;
71 assign FIFO_IF.almostfull = (count == FIFO_IF.FIFO_DEPTH-1)? 1 : 0; /// modified (-2 => -1)
72 assign FIFO_IF.almostempty = (count == 1)? 1 : 0;

```

2- top.sv

Here I generate the clk and pass it to the interface then pass the interface to modules (FIFO,FIFO_TB,monitor)

```
1 module top();
2     bit clk;
3
4     initial begin
5         clk=0;
6
7         forever begin
8             #5 clk = ~clk;
9         end
10    end
11
12    FIFO_Interface FIFO_IF (clk);
13
14    FIFO    DUT (FIFO_IF);
15    FIFO_TB TB  (FIFO_IF);
16    monitor MON (FIFO_IF);
17
18 endmodule
```

3- FIFO_TB.sv

Here the tb take the interface as input and import FIFO_Transaction_pkg and SHARED_PKG and make rst task and take_inputs task and repeat 1000 iterations to make code coverage and functional coverage and Assertions coverage be 100% and use test_finished as required.

```
1  import FIFO_Transaction_pkg::*;
2  import SHARED_PKG::*;
3  module FIFO_TB(FIFO_Interface.TEST FIFO_IF);
4
5  FIFO_Transaction FIFO_Transaction_obj;
6  SHARED_class     SHARED_class_obj;
7
8  initial begin
9    FIFO_Transaction_obj = new();
10   SHARED_class_obj    = new();
11   SHARED_class_obj.test_finished=0;
12
13   RST();
14
15   repeat(1000) begin
16     assert (FIFO_Transaction_obj.randomize());
17     take_inputs(FIFO_Transaction_obj.data_in,FIFO_Transaction_obj.rst_n,FIFO_Transaction_obj.wr_en,FIFO_Transaction_obj.rd_en);
18   end
19
20   repeat(2) @(`negedge FIFO_IF.clk);
21   SHARED_class_obj.test_finished=1;
22
23 end
24
25 task take_inputs(
26   input [FIFO_IF.FIFO_WIDTH-1:0]data_in,
27   input rst_n, wr_en, rd_en
28 );
29
30   FIFO_IF.data_in = data_in;
31   FIFO_IF.rst_n   = rst_n;
32   FIFO_IF.wr_en   = wr_en;
33   FIFO_IF.rd_en   = rd_en;
34   @(negedge FIFO_IF.clk);
35
36 endtask
37
38 task RST();
39   FIFO_IF.rst_n=0;
40   assert (FIFO_Transaction_obj.randomize() with {FIFO_Transaction_obj.rst_n==0;});
41   take_inputs(FIFO_Transaction_obj.data_in,FIFO_Transaction_obj.rst_n,FIFO_Transaction_obj.wr_en,FIFO_Transaction_obj.rd_en);
42   @(negedge FIFO_IF.clk);
43   FIFO_IF.rst_n=1;
44   @(negedge FIFO_IF.clk);
45
46 endtask
47 endmodule
```

4- monitor.sv

Here the monitor take interface as input and import all packages and the variable SHARED_class_obj.score_bord_check I will explain it in details in SHARED_PKG section (I did it EXTRA ,, EXTRA == bonus) then assign variables then sample them and check them in parallel as required.

```
1 import FIFO_scoreboard_pkg::*;
2 import FIFO_Transaction_pkg::*;
3 import FIFO_coverage_pkg::*;
4 import SHARED_PKG::*;
5 module monitor (FIFO_Interface.MONITOR FIFO_IF);
6
7 FIFO_Transaction FIFO_Transaction_obj;
8 FIFO_scoreboard FIFO_scoreboard_obj;
9 FIFO_coverage FIFO_coverage_obj;
10 SHARED_class SHARED_class_obj;
11 initial begin
12     FIFO_Transaction_obj = new();
13     FIFO_scoreboard_obj = new();
14     FIFO_coverage_obj = new();
15     SHARED_class_obj = new();
16
17 //EXTRA
18 /*0 mean in score board the data_out only will be checked as required and all other flags will checked only
19 by assertions
20 1 mean data_out and all falgs will check in scoreboard and in assertions also (extra) */
21 SHARED_class_obj.score_bord_check=1;
22
23 @(negedge FIFO_IF.clk);
24 forever begin
25     @(negedge FIFO_IF.clk);
26     FIFO_Transaction_obj.data_in = FIFO_IF.data_in;
27     FIFO_Transaction_obj.rst_n = FIFO_IF.rst_n;
28     FIFO_Transaction_obj.rd_en = FIFO_IF.rd_en;
29     FIFO_Transaction_obj.wr_en = FIFO_IF.wr_en;
30     FIFO_Transaction_obj.data_out = FIFO_IF.data_out;
31     FIFO_Transaction_obj.wr_ack = FIFO_IF.wr_ack;
32     FIFO_Transaction_obj.overflow = FIFO_IF.overflow;
33     FIFO_Transaction_obj.underflow = FIFO_IF.underflow;
34     FIFO_Transaction_obj.full = FIFO_IF.full;
35     FIFO_Transaction_obj.empty = FIFO_IF.empty;
36     FIFO_Transaction_obj.almostfull = FIFO_IF.almostfull;
37     FIFO_Transaction_obj.almostempty = FIFO_IF.almostempty;
38
39     fork
40         //sample_data
41         begin
42             FIFO_coverage_obj.sample_data(FIFO_Transaction_obj);
43         end
44         //check_data
45         begin
46             FIFO_scoreboard_obj.check_data(FIFO_Transaction_obj);
47         end
48     join
49
50     if(SHARED_class_obj.test_finished) begin
51         $display("Correct_count = %d ,, Error_count = %d",SHARED_class_obj.correct_count,SHARED_class_obj.error_count);
52         $stop;
53     end
54 end
55 end
56
57 endmodule
```

3- Interface

```
● ● ●  
1 interface FIFO_Interface(clk);  
2 parameter FIFO_WIDTH = 16;  
3 parameter FIFO_DEPTH = 8;  
4 input clk;  
5 logic [FIFO_WIDTH-1:0] data_in;  
6 logic rst_n, wr_en, rd_en;  
7 logic [FIFO_WIDTH-1:0] data_out;  
8 logic wr_ack, overflow,underflow;  
9 logic full, empty, almostfull, almostempty ;  
10  
11 modport DUT (  
12   input data_in,  
13   input clk, rst_n, wr_en, rd_en,  
14  
15   output data_out,  
16   output wr_ack, overflow,underflow,  
17   output full, empty, almostfull, almostempty  
18 );  
19  
20 modport TEST (  
21   output data_in,  
22   output rst_n, wr_en, rd_en,  
23  
24   input clk,  
25   input data_out,  
26   input wr_ack, overflow,underflow,  
27   input full, empty, almostfull, almostempty  
28 );  
29  
30 modport MONITOR (  
31   input data_in,  
32   input rst_n, wr_en, rd_en,  
33   input clk,  
34   input data_out,  
35   input wr_ack, overflow,underflow,  
36   input full, empty, almostfull, almostempty  
37 );  
38 endinterface
```

4- Packages and Classes

1- SHARED_PKG (SHARED_class)

Here I did error_count , correct_count and test_finished as required but I add score_board_check and I explained in details why I added it in screen.

(I did it EXTRA , , EXTRA == bonus)

```
● ● ●
1 package SHARED_PKG;
2
3 class SHARED_class;
4     static int error_count , correct_count;
5     static bit test_finished ;
6
7 /* /////////////////////////           EXTRA           /////////////////////////
8   Here to control if all outputs will be checked in score_board or no
9   because the require is to check data out only in score_board and all other flags by assertions
10  so i will make score_bord_check = 0 the score board will check data_out only and other flags will be
11  checked by assertions
12  if score_bord_check = 1 all outputs will be checked in score board and all flags will be checked also
13  in assertions
14 */
15     static bit score_board_check ;
16
17 endclass
18
19 endpackage
```

2- FIFO_Transaction_pkg (FIFO_Transaction)

Here I did all constraints as required

```
● ● ●  
1 package FIFO_Transaction_pkg;  
2  
3 class FIFO_Transaction;  
4  
5 parameter FIFO_WIDTH = 16;  
6 parameter FIFO_DEPTH = 8;  
7  
8 rand bit [FIFO_WIDTH-1:0] data_in;  
9 rand bit rst_n, wr_en, rd_en;  
10  
11 bit [FIFO_WIDTH-1:0] data_out;  
12 bit wr_ack, overflow,underflow;  
13 bit full, empty, almostfull, almostempty ;  
14  
15 int RD_EN_ON_DIST,WR_EN_ON_DIST;  
16  
17 function new( input int RD_EN_ON_DIST=30,WR_EN_ON_DIST=70 );  
18  
19     this.RD_EN_ON_DIST=RD_EN_ON_DIST ;  
20     this.WR_EN_ON_DIST=WR_EN_ON_DIST;  
21  
22 endfunction  
23  
24 constraint RST {  
25     rst_n dist {0:=2, 1:=98};  
26 }  
27  
28 constraint write_enable_dist {  
29     wr_en dist {1:=WR_EN_ON_DIST, 0:=(100-WR_EN_ON_DIST)};  
30 }  
31  
32 constraint read_enable_dist {  
33     rd_en dist {1:=RD_EN_ON_DIST, 0:=(100-RD_EN_ON_DIST)};  
34 }  
35  
36 endclass  
37 endpackage
```

3-FIFO_Coverage_pkg (FIFO_Coverage)

Here I covered all required coverpoints and I added one more coverpoint for rst (I did it EXTRA , EXTRA == bonus)

```
1 package FIFO_coverage_pkg;
2 import FIFO_Transaction_pkg::*;
3
4 class FIFO_coverage;
5   FIFO_Transaction F_cvg_txn;
6
7   covergroup covgrp;
8     // EXTRA will cover rst also
9     RST           : coverpoint F_cvg_txn.rst_n;
10
11   wr_en_rd_en_wr_ack    : cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.wr_ack      iff (F_cvg_txn.rst_n) ; // only if rst deasserted
12   wr_en_rd_en_overflow  : cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.overflow      iff (F_cvg_txn.rst_n) ; // only if rst deasserted
13   wr_en_rd_en_underflow : cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.underflow    iff (F_cvg_txn.rst_n) ; // only if rst deasserted
14   wr_en_rd_en_full     : cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.full        iff (F_cvg_txn.rst_n) ; // only if rst deasserted
15   wr_en_rd_en_empty    : cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.empty       iff (F_cvg_txn.rst_n) ; // only if rst deasserted
16   wr_en_rd_en_almostfull: cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.almostfull iff (F_cvg_txn.rst_n) ; // only if rst deasserted
17   wr_en_rd_en_almostempty: cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.almostempty iff (F_cvg_txn.rst_n) ; // only if rst deasserted
18
19 endgroup
20
21 function void sample_data(input FIFO_Transaction F_txn);
22   F_cvg_txn=F_txn;
23   covgrp.start();
24   covgrp.sample();
25   covgrp.stop();
26 endfunction
27
28 function new();
29   covgrp=new();
30 endfunction
31 endclass
32
33 endpackage
```

4- FIFO_Scoreboard_pkg (FIFO_Scoreboard)

Here I check data_out as required and used queue to be as a FIFO (modeling(reference_model))

Also I did 7 checks EXRTA, I checked (full , empty , almostfull , almostempty ,overflow ,underflow ,wr_ack)

(I did it EXTRA ,, EXTRA == bonus)

```
● ● ●  
1 package FIFO_scoreboard_pkg;  
2  
3 import FIFO_Transaction_pkg::*;  
4 import SHARED_PKG::*;  
5  
6 class FIFO_scoreboard ;  
7  
8 parameter FIFO_WIDTH = 16;  
9 parameter FIFO_DEPTH = 8;  
10  
11 bit [FIFO_WIDTH-1:0] data_out_ref;  
12 bit wr_ack_ref, overflow_ref,underflow_ref;  
13 bit full_ref, empty_ref, almostfull_ref, almostempty_ref ;  
14  
15 SHARED_class shared_obj;  
16  
17 int queue_check[$];
```

```

1  function void check_data(input FIFO_Transaction  FIFO_Transaction_chch_data);
2
3   Reference_model(FIFO_Transaction_chch_data);
4
5  if(FIFO_Transaction_chch_data.rd_en && !FIFO_Transaction_chch_data.empty) begin
6
7   if(FIFO_Transaction_chch_data.data_out == data_out_ref) begin
8     shared_obj.correct_count = shared_obj.correct_count+1;
9     $display("*****");
10    $display("Succeeded,, data_out the expected is %h and the actual is %h",data_out_ref,FIFO_Transaction_chch_data.data_out);
11    $display("*****");
12
13  end
14 else begin
15   shared_obj.error_count = shared_obj.error_count+1;
16   $display("*****");
17   $display("there is error in data_out the expected is %h and the actual is %h",data_out_ref,FIFO_Transaction_chch_data.data_out);
18   $display("*****");
19 end
20
21 end
22
23 if(shared_obj.score_board_check) begin
24
25  if(FIFO_Transaction_chch_data.wr_ack == wr_ack_ref) begin
26    shared_obj.correct_count = shared_obj.correct_count+1;
27    $display("*****");
28    $display("Succeeded,, wr_ack the expected is %b and the actual is %b",wr_ack_ref,FIFO_Transaction_chch_data.wr_ack);
29    $display("*****");
30
31  end
32 else begin
33   shared_obj.error_count = shared_obj.error_count+1;
34   $display("*****");
35   $display("there is error in wr_ack the expected is %b and the actual is %b",wr_ack_ref,FIFO_Transaction_chch_data.wr_ack);
36   $display("*****");
37
38  if(FIFO_Transaction_chch_data.overflow == overflow_ref) begin
39    shared_obj.correct_count = shared_obj.correct_count+1;
40    $display("*****");
41    $display("Succeeded,, overflow the expected is %b and the actual is %b",overflow_ref,FIFO_Transaction_chch_data.overflow);
42    $display("*****");
43
44  end
45 else begin
46   shared_obj.error_count = shared_obj.error_count+1;
47   $display("*****");
48   $display("there is error in overflow the expected is %b and the actual is %b",overflow_ref,FIFO_Transaction_chch_data.overflow);
49   $display("*****");
50
51  if(FIFO_Transaction_chch_data.underflow == underflow_ref) begin
52    shared_obj.correct_count = shared_obj.correct_count+1;
53    $display("*****");
54    $display("Succeeded,, underflow the expected is %b and the actual is %b",underflow_ref,FIFO_Transaction_chch_data.underflow);
55    $display("*****");
56
57  end
58 else begin
59   shared_obj.error_count = shared_obj.error_count+1;
60   $display("*****");
61   $display("there is error in underflow the expected is %b and the actual is %b",underflow_ref,FIFO_Transaction_chch_data.underflow);
62   $display("*****");
63
64  if(FIFO_Transaction_chch_data.almostempty == almostempty_ref) begin
65    shared_obj.correct_count = shared_obj.correct_count+1;
66    $display("*****");
67    $display("Succeeded,, almostempty the expected is %b and the actual is %b",almostempty_ref,FIFO_Transaction_chch_data.almostempty);
68    $display("*****");
69
70  end
71 else begin
72   shared_obj.error_count = shared_obj.error_count+1;
73   $display("*****");
74   $display("there is error in almostempty the expected is %b and the actual is %b",almostempty_ref,FIFO_Transaction_chch_data.almostempty);
75   $display("*****");
76
77  if(FIFO_Transaction_chch_data.empty == empty_ref) begin
78    shared_obj.correct_count = shared_obj.correct_count+1;
79    $display("*****");
80    $display("Succeeded,, empty the expected is %b and the actual is %b",empty_ref,FIFO_Transaction_chch_data.empty);
81    $display("*****");
82
83  end
84 else begin
85   shared_obj.error_count = shared_obj.error_count+1;
86   $display("*****");
87   $display("there is error in empty the expected is %b and the actual is %b",empty_ref,FIFO_Transaction_chch_data.empty);
88   $display("*****");
89
90  if(FIFO_Transaction_chch_data.almostfull == almostfull_ref) begin
91    shared_obj.correct_count = shared_obj.correct_count+1;
92    $display("*****");
93    $display("Succeeded,, almostfull the expected is %b and the actual is %b",almostfull_ref,FIFO_Transaction_chch_data.almostfull);
94    $display("*****");
95
96  end
97 else begin
98   shared_obj.error_count = shared_obj.error_count+1;
99   $display("*****");
100  $display("there is error in almostfull the expected is %b and the actual is %b",almostfull_ref,FIFO_Transaction_chch_data.almostfull);
101  $display("*****");
102
103  if(FIFO_Transaction_chch_data.full == full_ref) begin
104    shared_obj.correct_count = shared_obj.correct_count+1;
105    $display("*****");
106    $display("Succeeded,, full the expected is %b and the actual is %b",full_ref,FIFO_Transaction_chch_data.full);
107    $display("*****");
108
109  end
110 else begin
111   shared_obj.error_count = shared_obj.error_count+1;
112   $display("*****");
113   $display("there is error in full the expected is %b and the actual is %b",full_ref,FIFO_Transaction_chch_data.full);
114   $display("*****");
115
116  end
117 endfunction

```



```
1  function void Reference_model(input FIFO_Transaction  FIFO_Transaction_Reference_model);
2
3      if (!FIFO_Transaction_Reference_model.rst_n) begin
4          wr_ack_ref <= 0;
5          overflow_ref <= 0;
6      end
7      else if (FIFO_Transaction_Reference_model.wr_en && !full_ref) begin
8          queue_check.push_front(FIFO_Transaction_Reference_model.data_in);
9          wr_ack_ref <= 1;
10         overflow_ref <= 0;
11     end
12     else begin
13         wr_ack_ref <= 0;
14         if (full_ref & FIFO_Transaction_Reference_model.wr_en)
15             overflow_ref <= 1;
16         else
17             overflow_ref <= 0;
18     end
19
20     if (!FIFO_Transaction_Reference_model.rst_n) begin
21         underflow_ref<=0;
22         queue_check.delete();
23     end
24     else if (FIFO_Transaction_Reference_model.rd_en && !empty_ref) begin
25         data_out_ref <= queue_check.pop_back();
26         underflow_ref<=0;
27     end
28     else begin
29         if (empty_ref && FIFO_Transaction_Reference_model.rd_en) begin
30             underflow_ref <=1;
31         end
32         else begin
33             underflow_ref <=0;
34         end
35     end
36
37
38     full_ref      <= (queue_check.size() == FIFO_Transaction_Reference_model.FIFO_DEPTH)? 1 : 0;
39     empty_ref     <= (queue_check.size() == 0)? 1 : 0;
40     almostfull_ref <= (queue_check.size() == FIFO_Transaction_Reference_model.FIFO_DEPTH-1)? 1 : 0;
41     almostempty_ref <= (queue_check.size() == 1)? 1 : 0;
42
43
44 endfunction
45
46 function new();
47     full_ref      = 0;
48     empty_ref     = 1;
49     almostfull_ref = 0;
50     almostempty_ref = 0;
51     wr_ack_ref   = 0;
52     underflow_ref = 0;
53     overflow_ref  = 0;
54 endfunction
55 endclass
56
57 endpackage
```

5- Assertions

I added Assertions in design module (FIFO.sv) and : Guard the assertions using conditional compilation with the `ifdef

- b. Extra part to be done: Guard the assertions using conditional compilation with the `ifdef directive with macro named SIM, and then include the macro in the vlog command +define+SIM option in the vlog command of your do file. Refer to [this](#) link to learn more about conditional compilation.

I did the extra part (I did it EXTRA,, EXTRA == bonus) 

The required Assertions are outputs flags and the counter only

Guess what?!! I did extra Assertions

Assertions: -

- 1- 1 Assertion for max_fifo_addr (EXTRA)
- 2- 2 Assertions for wr_ptr (EXTRA)
- 3- 2 Assertions for rd_ptr (EXTRA)
- 4- 5 Assertions for Count
- 5- 3 Assertions for wr_ack
- 6- 3 Assertions for overflow
- 7- 3 Assertions for underflow
- 8- 2 Assertions for full
- 9- 2 Assertions for almostfull
- 10- 2 Assertions for Relation between full and almostfull (EXTRA)
- 11- 2 Assertions for empty
- 12- 2 Assertions for almostempty
- 13- 2 Assertions for Relation between empty and almostempty (EXTRA)

```

● ○ ● SIM
1 `ifdef SIM
2 //EXTA
3 // max_fifo_addr Assertions
4 always_comb begin
5   max_fifo_addr_p: assert final (max_fifo_addr == $clog2(FIFO_IF.FIFO_DEPTH));
6 end
7 //EXTA
8 // wr_ptr Assertions
9 //immediate because the rst is async
10 always_comb begin
11   if(!FIFO_IF.rst_n)
12     wr_ptr1_p: assert final (wr_ptr == 0);
13 end
14
15 property wr_ptr2;
16  @posedge FIFO_IF.clk disable iff (!FIFO_IF.rst_n) (FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) |-> ##1 (wr_ptr == ($past(wr_ptr)+1'b1));
17 endproperty
18 wr_ptr2_p: assert property (wr_ptr2);
19 wr_ptr2_c: cover property (wr_ptr2);
20 //EXTA
21 // rd_ptr Assertions
22 //immediate because the rst is async
23 always_comb begin
24   if(!FIFO_IF.rst_n)
25     rd_ptr1_p: assert final (rd_ptr == 0);
26 end
27
28 property rd_ptr2;
29  @posedge FIFO_IF.clk disable iff (!FIFO_IF.rst_n) (FIFO_IF.rd_en && count != 0) |-> ##1 (rd_ptr == ($past(rd_ptr)+1'b1));
30 endproperty
31 rd_ptr2_p: assert property (rd_ptr2);
32 rd_ptr2_c: cover property (rd_ptr2);

```

```

● ○ ●
1 // Counter Assertions
2 //immediate because the rst is async
3 always_comb begin
4   if(!FIFO_IF.rst_n)
5     counter1_p: assert final (count == 0);
6 end
7
8 property counter2;
9  @posedge FIFO_IF.clk disable iff (!FIFO_IF.rst_n) (((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b10) && !FIFO_IF.full) |-> ##1 (count == ($past(count)+1'b1))
10 endproperty
11 counter2_p: assert property (counter2);
12 counter2_c: cover property (counter2);
13
14
15 property counter3;
16  @posedge FIFO_IF.clk disable iff (!FIFO_IF.rst_n) (((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b01) && !FIFO_IF.empty) |-> ##1 (count == ($past(count)-1'b1))
17 endproperty
18 counter3_p: assert property (counter3);
19 counter3_c: cover property (counter3);
20
21 property counter4;
22  @posedge FIFO_IF.clk disable iff (!FIFO_IF.rst_n) (((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.full) |-> ##1 (count == ($past(count)-1'b1))
23 endproperty
24 counter4_p: assert property (counter4);
25 counter4_c: cover property (counter4);
26
27 property counter5;
28  @posedge FIFO_IF.clk disable iff (!FIFO_IF.rst_n) (((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.empty) |-> ##1 (count == ($past(count)+1'b1))
29 endproperty
30 counter5_p: assert property (counter5);
31 counter5_c: cover property (counter5);

```

```
● ● ●
1 // wr_ack Assertions
2 //immediate because the rst is async
3 always_comb begin
4     if(!FIFO_IF.rst_n)
5         wr_ack1_p: assert final (FIFO_IF.wr_ack == 0);
6 end
7
8 property wr_ack2;
9     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) |-> ##1 (FIFO_IF.wr_ack == 1);
10 endproperty
11 wr_ack2_p: assert property (wr_ack2);
12 wr_ack2_c: cover property (wr_ack2);
13
14 property wr_ack3;
15     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (!FIFO_IF.wr_en || !(count < FIFO_IF.FIFO_DEPTH)) |-> ##1 (FIFO_IF.wr_ack == 0);
16 endproperty
17 wr_ack3_p: assert property (wr_ack3);
18 wr_ack3_c: cover property (wr_ack3);
```

```
● ● ●
1 /overflow Assertions
2 //immediate because the rst is async
3 always_comb begin
4     if(!FIFO_IF.rst_n)
5         overflow1_p: assert final (FIFO_IF.overflow == 0);
6 end
7
8 property overflow2;
9     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.full && FIFO_IF.wr_en) |-> ##1 (FIFO_IF.overflow == 1);
10 endproperty
11 overflow2_p: assert property (overflow2);
12 overflow2_c: cover property (overflow2);
13
14 property overflow3;
15     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) ((!FIFO_IF.full) && FIFO_IF.wr_en) |-> ##1 (FIFO_IF.overflow == 0);
16 endproperty
17 overflow3_p: assert property (overflow3);
18 overflow3_c: cover property (overflow3);
```

```

● ● ●

1 //underflow Assertions
2 //immediate because the rst is async
3 always_comb begin
4     if(!FIFO_IF.rst_n)
5         underflow1_p: assert final (FIFO_IF.underflow == 0);
6     end
7
8 property underflow2;
9     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.empty && FIFO_IF.rd_en) |-> ##1 (FIFO_IF.underflow == 1);
10    endproperty
11    underflow2_p: assert property (underflow2);
12    underflow2_c: cover property (underflow2);
13
14 property underflow3;
15     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) ((!FIFO_IF.empty) && FIFO_IF.rd_en) |-> ##1 (FIFO_IF.underflow == 0);
16    endproperty
17    underflow3_p: assert property (underflow3);
18    underflow3_c: cover property (underflow3);
19

```

```

● ● ●

1 // full Assertions
2 property full1;
3     @(posedge FIFO_IF.clk) (count == FIFO_IF.FIFO_DEPTH) |-> (FIFO_IF.full == 1);
4    endproperty
5    full1_p: assert property (full1);
6    full1_c: cover property (full1);
7
8 property full2;
9     @(posedge FIFO_IF.clk) (count != FIFO_IF.FIFO_DEPTH) |-> (FIFO_IF.full == 0);
10    endproperty
11    full2_p: assert property (full2);
12    full2_c: cover property (full2);
13
14 // almostfull Assertions
15 property almostfull1;
16     @(posedge FIFO_IF.clk) (count == (FIFO_IF.FIFO_DEPTH-1'b1)) |-> (FIFO_IF.almostfull == 1);
17    endproperty
18    almostfull1_p: assert property (almostfull1);
19    almostfull1_c: cover property (almostfull1);
20
21 property almostfull2;
22     @(posedge FIFO_IF.clk) (count != (FIFO_IF.FIFO_DEPTH-1'b1)) |-> (FIFO_IF.almostfull == 0);
23    endproperty
24    almostfull2_p: assert property (almostfull2);
25    almostfull2_c: cover property (almostfull2);
26 //EXTRA
27 // combination assertions between full and almostfull
28 property full_almostfull1;
29     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.almostfull && (!(FIFO_IF.rd_en)&&(FIFO_IF.wr_en))) |-> ##1 (FIFO_IF.full);
30    endproperty
31    full_almostfull1_p: assert property (full_almostfull1);
32    full_almostfull1_c: cover property (full_almostfull1);
33
34
35 property full_almostfull2;
36     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.full && ((FIFO_IF.rd_en)&&(!FIFO_IF.wr_en))) |-> ##1 (FIFO_IF.almostfull);
37    endproperty
38    full_almostfull2_p: assert property (full_almostfull2);
39    full_almostfull2_c: cover property (full_almostfull2);

```

```

1 // empty Assertions
2 property empty1;
3 @(posedge FIFO_IF.clk) (count == 0) |-> (FIFO_IF.empty == 1);
4 endproperty
5 empty1_p: assert property (empty1);
6 empty1_c: cover property (empty1);
7
8 property empty2;
9 @(posedge FIFO_IF.clk) (count != 0) |-> (FIFO_IF.empty == 0);
10 endproperty
11 empty2_p: assert property (empty2);
12 empty2_c: cover property (empty2);
13
14
15 // almostempty Assertions
16 property almostempty1;
17 @(posedge FIFO_IF.clk) (count == 1) |-> (FIFO_IF.almostempty == 1);
18 endproperty
19 almostempty1_p: assert property (almostempty1);
20 almostempty1_c: cover property (almostempty1);
21
22 property almostempty2;
23 @(posedge FIFO_IF.clk) (count != 1) |-> (FIFO_IF.almostempty == 0);
24 endproperty
25 almostempty2_p: assert property (almostempty2);
26 almostempty2_c: cover property (almostempty2);
27
28 //EXTRA
29 // combination assertions between empty and almostempty
30 property empty_almostempty1;
31 @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.almostempty && (!FIFO_IF.wr_en)&& (FIFO_IF.rd_en)) |-> ##1 (FIFO_IF.empty);
32 endproperty
33 empty_almostempty1_p: assert property (empty_almostempty1);
34 empty_almostempty1_c: cover property (empty_almostempty1);
35
36
37 property empty_almostempty2;
38 @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.empty && ((FIFO_IF.wr_en)&& (!FIFO_IF.rd_en)) ) |-> ##1 (FIFO_IF.almostempty);
39 endproperty
40 empty_almostempty2_p: assert property (empty_almostempty2);
41 empty_almostempty2_c: cover property (empty_almostempty2);
42
43 `endif
44
45 endmodule
46

```

6- DO File

```
● ● ●  
1 vlib work  
2 vlog -f sourcefile.txt +cover -covercells +define+SIM  
3 vsim -voptargs=+acc work.top -cover +define+SIM  
4  
5 add wave -position insertpoint sim:/top/DUT/FIFO_IF/*  
6 add wave -position insertpoint sim:/top/DUT/*  
7  
8 add wave /top/DUT/max_fifo_addr_p /top/DUT/wr_ptr1_p /top/DUT/wr_ptr2_p  
9 add wave /top/DUT/rd_ptr1_p /top/DUT/rd_ptr2_p /top/DUT/counter1_p  
10 add wave /top/DUT/counter2_p /top/DUT/counter3_p /top/DUT/counter4_p /top/DUT/counter5_p  
11 add wave /top/DUT/wr_ack1_p /top/DUT/wr_ack2_p /top/DUT/wr_ack3_p /top/DUT/overflow1_p  
12 add wave /top/DUT/overflow2_p /top/DUT/overflow3_p /top/DUT/underflow1_p /top/DUT/underflow2_p  
13 add wave /top/DUT/underflow3_p /top/DUT/full1_p /top/DUT/full2_p /top/DUT/almostfull1_p  
14 add wave /top/DUT/almostfull2_p /top/DUT/full_almostfull1_p /top/DUT/full_almostfull2_p  
15 add wave /top/DUT/empty1_p /top/DUT/empty2_p /top/DUT/almostempty1_p /top/DUT/almostempty2_p  
16 add wave /top/DUT/empty_almostempty1_p /top/DUT/empty_almostempty2_p  
17  
18 coverage save top.ucdb -onexit  
19 run -all  
20  
21 #vcover report top.ucdb -details -annotate -all -output code_coverage_rpt.txt  
22
```

7- Code Coverage

Toggle Coverage: -

```
Toggle Coverage      =      100.00% (20 of 20 bins)
```

Toggle Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	20	20	0	100.00%

Statements Coverage: -

Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	36	36	0	100.00%

Branch Coverage: -

Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	37	37	0	100.00%

Also, I will attach the complete report in zip file if you want to see more details about coverage.

8- Functional Coverage

```
TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1
```

Covergroup Coverage:				
Covergroups	1	na	na	100.00%
Coverpoints/Crosses	29	na	na	na
Covergroup Bins	100	100	0	100.00%

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
└ FIFO_coverage_pkg/FIFO_coverage		100.00%							
└ TYPE covgrp		100.00%	100	100.00...		✓			auto(1)
└ CVP covgrp::RST		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.wr_en_0#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.rd_en_1#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.almostempty_2#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.wr_en_3#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.rd_en_4#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.almostfull_5#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.wr_en_6#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.rd_en_7#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.empty_8#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.wr_en_9#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.rd_en_10#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.full_11#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.wr_en_12#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.rd_en_13#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.underflow_14#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.wr_en_15#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.rd_en_16#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.overflow_17#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.wr_en_18#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.rd_en_19#}		100.00%	100	100.00...		✓			
└ CVP covgrp::{#F_cvg_bxn.wr_ack_20#}		100.00%	100	100.00...		✓			
└ CROSS covgrp::wr_en_rd_en_wr_ack		100.00%	100	100.00...		✓			
└ CROSS covgrp::wr_en_rd_en_overflow		100.00%	100	100.00...		✓			
└ CROSS covgrp::wr_en_rd_en_underflow		100.00%	100	100.00...		✓			
└ CROSS covgrp::wr_en_rd_en_full		100.00%	100	100.00...		✓			
└ CROSS covgrp::wr_en_rd_en_empty		100.00%	100	100.00...		✓			
└ CROSS covgrp::wr_en_rd_en_almostfull		100.00%	100	100.00...		✓			
└ CROSS covgrp::wr_en_rd_en_almostempty		100.00%	100	100.00...		✓			

Also, I will attach the complete report in zip file if you want to see more details about coverage.

9- Assertions Coverage

Directive Coverage:

Directives	24	24	0	100.00%
------------	----	----	---	---------

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 24

Assertion Coverage:

Assertions	31	31	0	100.00%
------------	----	----	---	---------

Name	Language	Enabled	Log	Count	Atte Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/top/DUT/vr_ptr2_c	SVA	✓	Off	396	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/rd_ptr2_c	SVA	✓	Off	281	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/counter2_c	SVA	✓	Off	274	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/counter3_c	SVA	✓	Off	88	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/counter4_c	SVA	✓	Off	77	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/counter5_c	SVA	✓	Off	6	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/vr_ack2_c	SVA	✓	Off	396	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/vr_ack3_c	SVA	✓	Off	576	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/overflow2_c	SVA	✓	Off	288	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/overflow3_c	SVA	✓	Off	396	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/underflow2_c	SVA	✓	Off	10	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/underflow3_c	SVA	✓	Off	281	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/full1_c	SVA	✓	Off	403	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/full2_c	SVA	✓	Off	601	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/almostfull1_c	SVA	✓	Off	270	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/almostfull2_c	SVA	✓	Off	734	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/full_almostfull1_c	SVA	✓	Off	130	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/full_almostfull2_c	SVA	✓	Off	120	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/empty1_c	SVA	✓	Off	43	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/empty2_c	SVA	✓	Off	961	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/almostempty1_c	SVA	✓	Off	38	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/almostempty2_c	SVA	✓	Off	966	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/empty_almostempty1_c	SVA	✓	Off	3	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/empty_almostempty2_c	SVA	✓	Off	19	1 Unlimited	1	100%	✓	✓	0	0	0 ns	0

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Included
+/- /top/DUT/max_fifo_addr_c	Immediate	SVA	on	0	1	-	-	-	-	0 off	assert (3==\$clog2(FIFO_IF.FIFO_...	✓	
+/- /top/DUT/vr_ptr1_c	Immediate	SVA	on	0	1	-	-	-	-	0 off	assert (vr_ptr==0)	✓	
+/- /top/DUT/vr_ptr2_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/d_ptr1_c	Immediate	SVA	on	0	1	-	-	-	-	0 off	assert (d_ptr==0)	✓	
+/- /top/DUT/d_ptr2_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/counter1	Immediate	SVA	on	0	1	-	-	-	-	0 off	assert(count==0)	✓	
+/- /top/DUT/counter2_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/counter3_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/counter4_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/counter5_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/vr_addr1_c	Immediate	SVA	on	0	1	-	-	-	-	0 off	assert (>FIFO_IF.vr_addr)	✓	
+/- /top/DUT/vr_addr2_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/vr_addr3_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/overflow1_c	Immediate	SVA	on	0	1	-	-	-	-	0 off	assert(>FIFO_IF.overflow)	✓	
+/- /top/DUT/overflow2_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/overflow3_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/underflow1_c	Immediate	SVA	on	0	1	-	-	-	-	0 off	assert(>FIFO_IF.underflow)	✓	
+/- /top/DUT/underflow2_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/underflow3_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/full1_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/full2_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/almostfull1_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/almostfull2_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/full_almostfull1_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/full_almostfull2_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/empty1_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/empty2_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/almostempty1_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/almostempty2_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/empty_almostempty1_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/DUT/empty_almostempty2_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IF.clk) di...	✓	
+/- /top/TB/RST_immed_39	Immediate	SVA	on	0	1	-	-	-	-	0 off	assert(randomize(...))	✓	

Also, I will attach the complete report in zip file if you want to see more details about coverage.

10- Simulation

Some of transcript when score_board_check=0

```
"# Correct_count = 288 ,,, Error_count = 0
```



```
1 # Succeeded,, data_out the expected is f030 and the actual is f030
2 # ****
3 # ****
4 # Succeeded,, data_out the expected is 6661 and the actual is 6661
5 # ****
6 # ****
7 # Succeeded,, data_out the expected is 234c and the actual is 234c
8 # ****
9 # ****
10 # Succeeded,, data_out the expected is 3adf and the actual is 3adf
11 # ****
12 # ****
13 # Succeeded,, data_out the expected is ff51 and the actual is ff51
14 # ****
15 # ****
16 # Succeeded,, data_out the expected is 4416 and the actual is 4416
17 # ****
18 # ****
19 # Succeeded,, data_out the expected is a28f and the actual is a28f
20 # ****
21 # ****
22 # Succeeded,, data_out the expected is 0b83 and the actual is 0b83
23 # ****
24 # ****
25 # Succeeded,, data_out the expected is f0b8 and the actual is f0b8
```

Some of transcript when score_board_check=1

```
# *****
# Correct_count = 7316 ,,, Error_count = 0
```



```
1 # Succeeded,, data_out the expected is a28f and the actual is a28f
2 # *****
3 # *****
4 # Succeeded,, wr_ack the expected is 0 and the actual is 0
5 # *****
6 # *****
7 # Succeeded,, overflow the expected is 0 and the actual is 0
8 # *****
9 # *****
10 # Succeeded,, underflow the expected is 0 and the actual is 0
11 # *****
12 # *****
13 # Succeeded,, almostempty the expected is 0 and the actual is 0
14 # *****
15 # *****
16 # Succeeded,, empty the expected is 0 and the actual is 0
17 # *****
18 # *****
19 # Succeeded,, almostfull the expected is 1 and the actual is 1
20 # *****
21 # *****
22 # Succeeded,, full the expected is 0 and the actual is 0
23 # *****
24 # *****
25 # Succeeded,, data_out the expected is 0b83 and the actual is 0b83
26 # *****
27 # *****
28 # Succeeded,, wr_ack the expected is 1 and the actual is 1
29 # *****
30 # *****
31 # Succeeded,, overflow the expected is 0 and the actual is 0
32 # *****
33 # *****
34 # Succeeded,, underflow the expected is 0 and the actual is 0
35 # *****
36 # *****
37 # Succeeded,, almostempty the expected is 0 and the actual is 0
38 # *****
39 # *****
40 # Succeeded,, empty the expected is 0 and the actual is 0
41 # *****
42 # *****
43 # Succeeded,, almostfull the expected is 0 and the actual is 0
44 # *****
45 # *****
46 # Succeeded,, full the expected is 1 and the actual is 1
47 # *****
48 # *****
```

Some of Waveform with Assertions

