

UVM Synchronous FIFO

Submitted to: -

Eng/Kareem Waseem

Eng/Alaa

Submitted By: -

Mahmoud Lotfy AbdelHamid Amr

mahmoudlotfy383@gmail.com


Table of Contents

| | | |
|-----|---------------------------|----|
| 1- | Verification Plan | 3 |
| 2- | UVM Structure | 4 |
| 3- | Design & Bug Report | 8 |
| 4- | Top..... | 11 |
| 5- | Interface | 12 |
| 6- | FIFO_test..... | 13 |
| 7- | FIFO_env | 14 |
| 8- | FIFO_Driver | 15 |
| 9- | FIFO_Config_obj | 16 |
| 10- | FIFO_Sequencer..... | 17 |
| 11- | FIFO_Sequence | 18 |
| 12- | FIFO_Seq_item | 19 |
| 13- | FIFO_Scoreboard | 20 |
| 14- | FIFO_Monitor..... | 22 |
| 15- | FIFO_Coverage | 23 |
| 16- | FIFO_Agent | 25 |
| 17- | Assertions | 26 |
| 18- | Code Coverage | 31 |
| 19- | Functional Coverage..... | 32 |
| 20- | Assertions Coverage..... | 32 |
| 21- | Do File..... | 34 |
| 22- | Transcript | 35 |
| 23- | Wave | 36 |

1 - Verification Plan

| Label | Description | Stimulus Generation | Functional Coverage | Functionality Check |
|---------|--|--|--|---|
| RESET | When the reset is asserted, the output flags value should be low and empty flag must be high and make reset be deasserted most of time | At the start of fifo_test then make it randomized | cover reset | immediate assertions to check async reset and also check the effect of rst in score_board |
| FIFO_1 | write sequence only | randomized at the begin of the fifo_test after rst | cover all cases of wr_en and rd_en by cross coverage in coverage collector | concurrent assertions to check all effects of wr_en and rd_en and also by score_board |
| FIFO_2 | read sequence only | randomized after write sequence only | cover all cases of wr_en and rd_en by cross coverage in coverage collector | concurrent assertions to check all effects of wr_en and rd_en and also by score_board |
| FIFO_3 | write read sequence only | randomized after read sequence only | cover all cases of wr_en and rd_en by cross coverage in coverage collector | concurrent assertions to check all effects of wr_en and rd_en and also by score_board |
| FIFO_4 | the effect when wr_en high and rd_en low should write | randomized during the fifo_test | cover all cases of wr_en and rd_en by cross coverage in coverage collector | concurrent assertions to check all effects of wr_en and rd_en and also by score_board |
| FIFO_5 | the effect when wr_en low and rd_en high should read | randomized during the fifo_test | cover all cases of wr_en and rd_en by cross coverage in coverage collector | concurrent assertions to check all effects of wr_en and rd_en and also by score_board |
| FIFO_6 | the effect when wr_en high and rd_en high and full should read | randomized during the fifo_test | cover all cases of wr_en and rd_en by cross coverage in coverage collector | concurrent assertions to check all effects of wr_en and rd_en and also by score_board |
| FIFO_7 | the effect when wr_en high and rd_en high and empty write | randomized during the fifo_test | cover all cases of wr_en and rd_en by cross coverage in coverage collector | concurrent assertions to check all effects of wr_en and rd_en and also by score_board |
| FIFO_8 | wr_en high and full | randomized during the fifo_test | cover all cases of wr_en and rd_en and full by cross coverage in coverage collector | concurrent assertions to check all effects of wr_en and also by score_board |
| FIFO_9 | rd_en high and empty | randomized during the fifo_test | cover all cases of wr_en and rd_en and empty by cross coverage in coverage collector | concurrent assertions to check all effects of rd_en and also by score_board |
| FIFO_10 | check almostfull | randomized during the fifo_test | cover all cases of wr_en and rd_en and almostfull by cross coverage | concurrent assertions to check almostfull and also by score_board |
| FIFO_11 | check almostempty | randomized during the fifo_test | cover all cases of wr_en and rd_en and almostempty by cross coverage in coverage collector | concurrent assertions to check almostempty and also by score_board |
| FIFO_12 | check overflow | randomized during the fifo_test | cover all cases of wr_en and rd_en and overflow by cross coverage in coverage collector | concurrent assertions to check overflow and also by score_board |
| FIFO_13 | check underflow | randomized during the fifo_test | cover all cases of wr_en and rd_en and underflow by cross coverage in coverage collector | concurrent assertions to check underflow and also by score_board |
| FIFO_14 | check relation between full and almostfull | randomized during the fifo_test | | concurrent assertions to check relation between full and almostfull |
| FIFO_15 | check relation between empty and almostempty | randomized during the fifo_test | | concurrent assertions to check relation between empty and almostempty |
| FIFO_16 | check wr_ptr | randomized during the fifo_test | | concurrent assertions to check all possible cases for wr_ptr |
| FIFO_17 | check rd_ptr | randomized during the fifo_test | | concurrent assertions to check all possible cases for rd_ptr |
| FIFO_18 | check count | randomized during the fifo_test | | concurrent assertions to check all possible cases for count |
| FIFO_19 | check max_fifo_addr | randomized during the fifo_test | | immediate assertions to check max_fifo_addr |

2- UVM Structure



- TLM Port
- TLM export
- ◆ Analysis port
- ▬ Component
- Object

Description: -

Top: -

generates a clock, instantiates the FIFO and its interface, binds assertions to the DUT, configures the virtual interface for UVM, and runs the UVM test.

Uvm_test: -

The test class (FIFO_test_class) is responsible for setting up the environment, configuring the FIFO, and running the test sequences.

In build phase: - The environment (env), configuration (FIFO_cnfg), and sequences (reset_seq, write_only_seq, read_only_seq, and write_read_seq) are created.

The virtual interface (FIFO_if) is retrieved and configured.

In run phase: -The test performs a reset, followed by write, read, and combined write-read operations on the FIFO using the respective sequences.

uvm_env: -

The FIFO_env_class is responsible for setting up the UVM environment for the FIFO testbench. It manages the following components:

Agent (agt): Responsible for generating stimuli and monitoring the DUT.

Scoreboard (sb): Compares actual DUT output to the expected output.

Coverage (cov): Tracks functional coverage to ensure all test scenarios are covered.

In Build Phase: Instantiates the agent, scoreboard, and coverage components.

Connect Phase: Connects the agent's analysis port to the scoreboard and coverage components

Sequence: -

Have multiple sequences

FIFO_sequence_reset: Resets the FIFO by driving the reset signal (rst_n).

write_only_sequence: Drives only write transactions to the FIFO.

read_only_sequence: Drives only read transactions to the FIFO.

write_read_sequence: Randomly drives both write and read operations.

Uvm_scoreboard: -

The FIFO_score class serves as a scoreboard that compares the outputs of the FIFO DUT with expected reference values to ensure the outputs are valid .

Coverage_Collector: -

The FIFO_coverage class serves as a coverage collector that monitors and tracks various operational states of the FIFO DUT, ensuring that all functional scenarios are being exercised during simulation.

Build Phase:

The build_phase method is responsible for initializing components within the coverage class.

cov_export: An analysis export port that connects to the DUT.

cov_fifo: An analysis FIFO for receiving sequence items for coverage analysis.

Connect Phase:

The connect_phase method establishes connections between the coverage component and other components in the UVM environment. It connects cov_export to the analysis export of cov_fifo, enabling the flow of sequence items from the DUT to the coverage collector.

Uvm_agent: -

The FIFO_agent class encapsulates the interaction between various components needed to test a FIFO design in a UVM environment.

Through the build_phase, it initializes and sets up these components, while the connect_phase ensures they are properly connected for seamless operation during simulation.

Seq_item: -

Has constraints and convert2string and convert2string_stimulus functions

Uvm_sequencer: -

The FIFO_sequencer class is responsible for Generating and sending FIFO sequence items to the FIFO driver and managing the sequencing of read and write operations to ensure correct interactions with the FIFO design.

Uvm_monitor: -

Has virtual interface

build_phase:

Creates the analysis port mon_ap during the build phase.

Run_phase:

In this task, the monitor continuously samples the signals from the FIFO DUT at each negative clock edge.

It populates the rsp_seq_item with the current values of the DUT's signals and writes it to the analysis port.

It also logs the captured sequence item for informational purposes.

Uvm_driver: -

Run_phase:

This task runs continuously to drive the DUT with stimulus.

It creates a new instance of stim_seq_item and retrieves the next sequence item from the sequencer using seq_item_port.get_next_item(stim_seq_item).

The driver sets the DUT's input signals (data_in, rst_n, wr_en, rd_en) based on the values from the stim_seq_item.

The driver waits for a negative clock edge of the DUT before signaling that the sequence item is complete with seq_item_port.item_done().

It logs the stimulus data for informational purposes using uvm_info.

3- Design & Bug Report

The design has more than bug there is the original design

```
1 module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
2 parameter FIFO_WIDTH = 16;
3 parameter FIFO_DEPTH = 8;
4 input [FIFO_WIDTH-1:0] data_in;
5 input clk, rst_n, wr_en, rd_en;
6 output reg [FIFO_WIDTH-1:0] data_out;
7 output reg wr_ack, overflow;
8 output full, empty, almostfull, almostempty, underflow;
9
10 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
11
12 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
13
14 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
15 reg [max_fifo_addr:0] count;
16
17 always @(posedge clk or negedge rst_n) begin
18     if (!rst_n) begin
19         wr_ptr <= 0;
20     end
21     else if (wr_en && count < FIFO_DEPTH) begin
22         mem[wr_ptr] <= data_in;
23         wr_ack <= 1;
24         wr_ptr <= wr_ptr + 1;
25     end
26     else begin
27         wr_ack <= 0;
28         if (full & wr_en)
29             overflow <= 1;
30         else
31             overflow <= 0;
32     end
33 end
34
35 always @(posedge clk or negedge rst_n) begin
36     if (!rst_n) begin
37         rd_ptr <= 0;
38     end
39     else if (rd_en && count != 0) begin
40         data_out <= mem[rd_ptr];
41         rd_ptr <= rd_ptr + 1;
42     end
43 end
44
45 always @(posedge clk or negedge rst_n) begin
46     if (!rst_n) begin
47         count <= 0;
48     end
49     else begin
50         if ( ({wr_en, rd_en} == 2'b10) && !full)
51             count <= count + 1;
52         else if ( ({wr_en, rd_en} == 2'b01) && !empty)
53             count <= count - 1;
54     end
55 end
56
57 assign full = (count == FIFO_DEPTH)? 1 : 0;
58 assign empty = (count == 0)? 1 : 0;
59 assign underflow = (empty && rd_en)? 1 : 0;
60 assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
61 assign almostempty = (count == 1)? 1 : 0;
62
63 endmodule
```

BUGS: -

- 1- Wr_ack must be rested
- 2- Overflow must be rested
- 3- almostfull must be $(\text{count} == \text{FIFO_IF.FIFO_DEPTH-1})? 1 : 0 ;$
not $(\text{count} == \text{FIFO_IF.FIFO_DEPTH-2})? 1 : 0;$
- 4- underflow must be sequential output as required not combinational output
- 5- underflow must be zero if $(\text{FIFO_IF.rd_en \&& count != 0})$ and that
ignored in the original design and that important to do that because not
make underflow remain has old value and update each clk cycle
- 6- overflow must be zero if $(\text{FIFO_IF.wr_en \&& count < FIFO_IF.FIFO_DEPTH})$ and
that ignored in the original design and that important to do that because not
make overflow remain has old value and update each clk cycle
- 7- these are two conditions are ignored in design and I add them as required
and the two conditions are

Note: If a read and write enables were high and the FIFO was empty, only writing will take place and vice
verse if the FIFO was full.

Must make count can deal with these two conditions

And this is the modified version of design after fixing all bugs mentioned above.

```

1 module FIFO(FIFO_Interface.DUT FIFO_IF);
2
3 localparam max_fifo_addr = FIFO_IF.max_fifo_addr;
4
5 reg [FIFO_IF.FIFO_WIDTH-1:0] mem [FIFO_IF.FIFO_DEPTH-1:0];
6
7 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
8 reg [max_fifo_addr:0] count;
9
10 always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
11     if (!FIFO_IF.rst_n) begin
12         wr_ptr <= 0;
13         FIFO_IF.wr_ack <= 0; // modified
14         FIFO_IF.overflow <= 0; // modified
15     end
16     else if (FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) begin
17         mem[wr_ptr] <= FIFO_IF.data_in;
18         FIFO_IF.wr_ack <= 1;
19         wr_ptr <= wr_ptr + 1;
20         FIFO_IF.overflow <= 0; // modified
21     end
22     else begin
23         FIFO_IF.wr_ack <= 0;
24         if (FIFO_IF.full & FIFO_IF.wr_en)
25             FIFO_IF.overflow <= 1;
26         else
27             FIFO_IF.overflow <= 0;
28     end
29 end
30
31 always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
32     if (!FIFO_IF.rst_n) begin
33         rd_ptr <= 0;
34         FIFO_IF.underflow<=0; // modified
35     end
36     else if (FIFO_IF.rd_en && count != 0) begin
37         FIFO_IF.data_out <= mem[rd_ptr];
38         rd_ptr <= rd_ptr + 1;
39         FIFO_IF.underflow<=0; // modified
40     end
41     else begin // modified
42         if (FIFO_IF.empty && FIFO_IF.rd_en) begin
43             FIFO_IF.underflow<=1;
44         end
45         else begin
46             FIFO_IF.underflow<=0;
47         end
48     end
49 end
50
51 always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
52     if (!FIFO_IF.rst_n) begin
53         count <= 0;
54     end
55     else begin
56         if ( ({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b10) && !FIFO_IF.full)
57             count <= count + 1;
58         else if ( ({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b01) && !FIFO_IF.empty)
59             count <= count - 1;
60         else if ( ({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b11) && FIFO_IF.full) begin // modified
61             count <= count - 1;
62         end
63         else if ( ({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b11) && FIFO_IF.empty) begin // modified
64             count <= count + 1;
65         end
66     end
67 end
68
69 assign FIFO_IF.full = (count == FIFO_IF.FIFO_DEPTH)? 1 : 0;
70 assign FIFO_IF.empty = (count == 0)? 1 : 0;
71 assign FIFO_IF.almostfull = (count == FIFO_IF.FIFO_DEPTH-1)? 1 : 0; /// modified (-2 => -1)
72 assign FIFO_IF.almostempty = (count == 1)? 1 : 0;
73
74 endmodule
75

```

4- Top

```
1 import uvm_pkg::*;
2 `include "uvm_macros.svh"
3 import FIFO_test_pkg::*;
4
5 module top();
6
7 bit clk;
8 initial begin
9     clk=0;
10    forever
11        #1 clk=~clk;
12 end
13 FIFO_Interface FIFO_IF (clk);
14 FIFO          DUT (FIFO_IF);
15 bind         FIFO Assertions Assertions_inst (FIFO_IF);
16
17 initial begin
18     uvm_config_db#(virtual FIFO_Interface) :: set (null , "uvm_test_top","FIFO_if",FIFO_IF);
19     run_test ("FIFO_test_class");
20 end
21
22 endmodule
```

5- Interface



```
1  interface FIFO_Interface(clk);
2  parameter FIFO_WIDTH = 16;
3  parameter FIFO_DEPTH = 8;
4  parameter max_fifo_addr = $clog2(FIFO_DEPTH);
5  input clk;
6  logic [FIFO_WIDTH-1:0] data_in;
7  logic rst_n, wr_en, rd_en;
8  logic [FIFO_WIDTH-1:0] data_out;
9  logic wr_ack, overflow,underflow;
10 logic full, empty, almostfull, almostempty ;
11
12
13
14 modport DUT (
15   input data_in,
16   input clk, rst_n, wr_en, rd_en,
17
18   output data_out,
19   output wr_ack, overflow,underflow,
20   output full, empty, almostfull, almostempty
21 );
22
23 endinterface
```

6- FIFO_test

```
1 package FIFO_test_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import FIFO_env_pkg::*;
5 import FIFO_config_pkg::*;
6 import FIFO_sequence_pkg::*;
7 class FIFO_test_class extends uvm_test;
8
9 `uvm_component_utils (FIFO_test_class)
10
11 FIFO_env_class env;
12 FIFO_config_class FIFO_cnfg;
13
14 FIFO_sequence_reset reset_seq;
15 write_only_sequence write_only_seq;
16 read_only_sequence read_only_seq;
17 write_read_sequence write_read_seq;
18
19 function new (string name ="FIFO_test_class", uvm_component parent = null);
20     super.new (name,parent);
21
22 endfunction
23
24 function void build_phase(uvm_phase phase);
25     super.build_phase(phase);
26     env = FIFO_env_class :: type_id :: create ("env", this);
27
28     FIFO_cnfg = FIFO_config_class :: type_id :: create ("FIFO_cnfg");
29
30     reset_seq = FIFO_sequence_reset :: type_id :: create ("reset_seq");
31
32     write_only_seq = write_only_sequence :: type_id :: create ("write_only_seq");
33     read_only_seq = read_only_sequence :: type_id :: create ("read_only_seq");
34     write_read_seq = write_read_sequence :: type_id :: create ("write_read_seq");
35
36     if(!uvm_config_db#(virtual FIFO_Interface) :: get(this,"","FIFO_if",FIFO_cnfg.FIFO_vif))
37         `uvm_fatal ("build_phas","test - unable to get the virtual interface of the FIFO from uvm_config_db ");
38
39     uvm_config_db #(FIFO_config_class) :: set (this,"*","CFG",FIFO_cnfg);
40
41 endfunction
42
43 task run_phase(uvm_phase phase);
44     super.run_phase(phase);
45     phase.raise_objection(this);
46     `uvm_info("run_phase","RST is asserted",UVM_LOW)
47     reset_seq.start(env.agt.sqr);
48     `uvm_info("run_phase","RST is deasserted",UVM_LOW)
49
50     `uvm_info("run_phase","stimulus generation write_only_seq started",UVM_LOW)
51     write_only_seq.start(env.agt.sqr);
52     `uvm_info("run_phase","stimulus generation write_only_seq ended",UVM_LOW)
53
54     `uvm_info("run_phase","stimulus generation read_only_seq started",UVM_LOW)
55     read_only_seq.start(env.agt.sqr);
56     `uvm_info("run_phase","stimulus generation read_only_seq ended",UVM_LOW)
57
58     `uvm_info("run_phase","stimulus generation write_read_seq started",UVM_LOW)
59     write_read_seq.start(env.agt.sqr);
60     `uvm_info("run_phase","stimulus generation write_read_seq ended",UVM_LOW)
61
62
63     phase.drop_objection(this);
64 endtask : run_phase
65
66 endclass : FIFO_test_class
67
68 endpackage : FIFO_test_pkg
```

7- FIFO_env



```
1 package FIFO_env_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh" ;
4 import FIFO_agent_pkg::*;
5 import FIFO_coverage_pkg::*;
6 import FIFO_score_pkg::*;
7 class FIFO_env_class extends uvm_env;
8
9     `uvm_component_utils (FIFO_env_class)
10
11    FIFO_agent agt;
12    FIFO_score sb;
13    FIFO_coverage cov;
14
15   function new(string name ="FIFO_env_class", uvm_component parent = null);
16       super.new (name,parent);
17   endfunction
18
19   function void build_phase (uvm_phase phase);
20
21       super.build_phase(phase);
22       agt = FIFO_agent    :: type_id :: create ("agt",this);
23       sb  = FIFO_score   :: type_id :: create ("sb",this);
24       cov = FIFO_coverage :: type_id :: create ("cov",this);
25
26   endfunction
27
28   function void connect_phase(uvm_phase phase);
29       agt.agt_ap.connect(sb.sb_export) ;
30       agt.agt_ap.connect(cov.cov_export);
31   endfunction
32
33
34 endclass
35
36 endpackage
```

8- FIFO_Driver

```
1 package FIFO_driver_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import FIFO_config_pkg::*;
5 import FIFO_seq_item_pkg::*;
6
7 class FIFO_driver_class extends uvm_driver #(FIFO_seq_item);
8
9 `uvm_component_utils (FIFO_driver_class)
10 virtual FIFO_Interface FIFO_vif;
11 FIFO_config_class FIFO_cnfg;
12
13 FIFO_seq_item stim_seq_item;
14
15 function new (string name ="FIFO_driver_class", uvm_component parent = null);
16     super.new (name, parent);
17 endfunction
18
19 task run_phase(uvm_phase phase);
20     super.run_phase(phase);
21     forever begin
22         stim_seq_item= FIFO_seq_item :: type_id :: create("stim_seq_item");
23         seq_item_port.get_next_item(stim_seq_item);
24
25         FIFO_vif.data_in      = stim_seq_item.data_in;
26         FIFO_vif.rst_n        = stim_seq_item.rst_n;
27         FIFO_vif.wr_en        = stim_seq_item.wr_en;
28         FIFO_vif.rd_en        = stim_seq_item.rd_en;
29
30         @(negedge FIFO_vif.clk );
31         seq_item_port.item_done();
32         `uvm_info ("run_phas",stim_seq_item.convert2string_stimulus(),UVM_HIGH);
33     end
34
35 endtask : run_phase
36
37
38 endclass
39
40
41 endpackage
```

9- FIFO_Config_obj

```
1 package FIFO_config_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 class FIFO_config_class extends uvm_object;
5   `uvm_object_utils (FIFO_config_class);
6
7   virtual FIFO_Interface FIFO_vif;
8
9   function new (string name ="FIFO_config_class");
10    super.new (name);
11  endfunction
12 endclass
13
14 endpackage
```

10- FIFO_Sequencer

```
1 package FIFO_sequencer_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import FIFO_seq_item_pkg::*;
5 class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
6 `uvm_component_utils (FIFO_sequencer)
7     function new (string name ="FIFO_sequencer", uvm_component parent = null);
8     super.new (name,parent);
9
10    endfunction
11    endclass
12
13    endpackage
```

11- FIFO_Sequence

I Splitted the FIFO main sequence into multiple sequences as required.

```
● ● ●
1 package FIFO_sequence_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import FIFO_seq_item_pkg::*;
5 class FIFO_sequence_reset extends uvm_sequence #(FIFO_seq_item);
6
7 `uvm_object_utils (FIFO_sequence_reset)
8 FIFO_seq_item seq_item;
9
10 function new (string name ="FIFO_sequence_reset");
11     super.new (name);
12
13 endfunction
14
15 task body;
16     seq_item = FIFO_seq_item :: type_id :: create ("seq_item");
17     start_item (seq_item);
18     seq_item.rst_n@0;
19     seq_item.data_in@0;
20     seq_item.wr_en@0;
21     seq_item.rd_en@0;
22     finish_item(seq_item);
23 endtask
24
25 endclass
26
27
28 class write_only_sequence extends uvm_sequence #(FIFO_seq_item);
29
30 `uvm_object_utils (write_only_sequence)
31 FIFO_seq_item seq_item;
32
33 function new (string name ="write_only_sequence");
34     super.new (name);
35
36 endfunction
37
38 task body;
39 // write only sequence
40 repeat (10) begin
41     seq_item = FIFO_seq_item :: type_id :: create ("seq_item");
42     start_item (seq_item);
43     assert (seq_item.randomize() with {seq_item.wr_en==1; seq_item.rd_en==0});
44     finish_item(seq_item);
45 end
46
47 endtask
48 endclass
49
50 class read_only_sequence extends uvm_sequence #(FIFO_seq_item);
51
52 `uvm_object_utils (read_only_sequence)
53 FIFO_seq_item seq_item;
54
55 function new (string name ="read_only_sequence");
56     super.new (name);
57
58 endfunction
59
60 task body;
61 // read only sequence
62 repeat (10) begin
63     seq_item = FIFO_seq_item :: type_id :: create ("seq_item");
64     start_item (seq_item);
65     assert (seq_item.randomize() with {seq_item.wr_en==0; seq_item.rd_en==1});
66     finish_item(seq_item);
67 end
68
69 endtask
70 endclass
71
72 class write_read_sequence extends uvm_sequence #(FIFO_seq_item);
73
74 `uvm_object_utils (write_read_sequence)
75 FIFO_seq_item seq_item;
76
77 function new (string name ="write_read_sequence");
78     super.new (name);
79
80 endfunction
81
82 task body;
83
84 // write read sequence
85 repeat (10_000) begin
86     seq_item = FIFO_seq_item :: type_id :: create ("seq_item");
87     start_item (seq_item);
88     assert (seq_item.randomize());
89     finish_item(seq_item);
90 end
91
92 endtask
93 endclass
94 endpackage
```

12- FIFO_Seq_item

```
● ● ●  
1 package FIFO_seq_item_pkg;  
2 import uvm_pkg::*;  
3 `include "uvm_macros.svh"  
4 class FIFO_seq_item extends uvm_sequence_item;  
5  
6 `uvm_object_utils (FIFO_seq_item)  
7 parameter FIFO_WIDTH = 16;  
8 parameter FIFO_DEPTH = 8;  
9  
10 rand bit [FIFO_WIDTH-1:0] data_in;  
11 rand bit rst_n, wr_en, rd_en;  
12  
13 bit [FIFO_WIDTH-1:0] data_out;  
14 bit wr_ack, overflow,underflow;  
15 bit full, empty, almostfull, almostempty ;  
16  
17 int RD_EN_ON_DIST=30,WR_EN_ON_DIST=70;  
18 function new (string name ="FIFO_seq_item");  
19     super.new (name);  
20  
21 endfunction  
22  
23 constraint RST {  
24     rst_n dist {0:=2, 1:=98};  
25 }  
26  
27 constraint write_enable_dist {  
28     wr_en dist {1:=WR_EN_ON_DIST, 0:=(100-WR_EN_ON_DIST)};  
29 }  
30  
31 constraint read_enable_dist {  
32     rd_en dist {1:=RD_EN_ON_DIST, 0:=(100-RD_EN_ON_DIST)};  
33 }  
34
```

```
✓ function string convert2string ();  
|   return $sformatf("%s rst_n=%0b%0b ,data_in=%0h%0h ,wr_en=%0b%0b ,rd_en=%0b%0b ,data_out=%0h%0h , wr_ack=%0b%0b , overflow=%0b%0b , underflow=%0b%0b , fu  
| endfunction  
  
✓ function string convert2string_stimulus ();  
|   return $sformatf("rst_n=%0b%0b ,data_in=%0h%0h ,wr_en=%0b%0b , rd_en=%0b%0b ,data_out=%0h%0h , wr_ack=%0b%0b , overflow=%0b%0b , underflow=%0b%0b , full=  
| endfunction  
  
endclass  
  
endpackage
```

13- FIFO_Scoreboard

```
1 package FIFO_score_pkg;
2   import FIFO_seq_item_pkg::*;
3   import uvm_pkg::*;
4   `include "uvm_macros.svh"
5
6 class FIFO_score extends uvm_scoreboard;
7   `uvm_component_utils (FIFO_score)
8
9   FIFO_seq_item seq_item;
10  uvm_analysis_export #(FIFO_seq_item) sb_export;
11  uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
12
13 parameter FIFO_WIDTH = 16;
14 parameter FIFO_DEPTH = 8;
15
16 bit [FIFO_WIDTH-1:0] data_out_ref;
17 bit wr_ack_ref, overflow_ref,underflow_ref;
18 bit full_ref, empty_ref, almostfull_ref, almostempty_ref ;
19 int queue_check[$];
20
21 int error_count =0;
22 int correct_count =0;
23
24 function new (string name ="FIFO_score", uvm_component parent = null);
25   super.new (name,parent);
26 endfunction
27
28 function void build_phase(uvm_phase phase);
29   super.build_phase(phase);
30   sb_export = new("sb_export",this);
31   sb_fifo = new("sb_fifo",this);
32 endfunction
33
34 function void connect_phase(uvm_phase phase);
35   super.connect_phase(phase);
36   sb_export.connect(sb_fifo.analysis_export);
37 endfunction
38
```

```
✓ task run_phase(uvm_phase phase);
  super.run_phase(phase);
  forever begin
    sb_fifo.get(seq_item);
    ref_model(seq_item);
    if(seq_item.data_out !== data_out_ref || seq_item.wr_ack !== wr_ack_ref|| seq_item.overflow !== overflow_ref|| seq_item.underflow !==
      `uvm_error("run_phase",$sformatf("Comparsion failed, Transaction received by the dut: %s while the data_out_ref: 0b%0h while the
      error_count++;
    end
    else begin
      `uvm_info("run_phase",$sformatf("Correct Shift reg out: %s",seq_item.convert2string(),UVM_HIGH));
      correct_count++;
    end
  end
endtask
```



```
1  task ref_model(FIFO_seq_item seq_item_chk);
2
3  if (!seq_item_chk.rst_n) begin
4      wr_ack_ref = 0;
5      overflow_ref = 0;
6  end
7  else if (seq_item_chk.wr_en && !full_ref) begin
8      queue_check.push_front(seq_item_chk.data_in);
9      wr_ack_ref = 1;
10     overflow_ref = 0;
11 end
12 else begin
13     wr_ack_ref = 0;
14     if (full_ref & seq_item_chk.wr_en)
15         overflow_ref = 1;
16     else
17         overflow_ref = 0;
18 end
19
20 if (!seq_item_chk.rst_n) begin
21     underflow_ref=0;
22     queue_check.delete();
23 end
24 else if (seq_item_chk.rd_en && !empty_ref) begin
25     data_out_ref = queue_check.pop_back();
26     underflow_ref=0;
27 end
28 else begin
29     if (empty_ref && seq_item_chk.rd_en) begin
30         underflow_ref =1;
31     end
32     else begin
33         underflow_ref =0;
34     end
35 end
36
37 full_ref      = (queue_check.size() == seq_item_chk.FIFO_DEPTH)? 1 : 0;
38 empty_ref     = (queue_check.size() == 0)? 1 : 0;
39 almostfull_ref = (queue_check.size() == seq_item_chk.FIFO_DEPTH-1)? 1 : 0;
40 almostempty_ref = (queue_check.size() == 1)? 1 : 0;
41
42
43 endtask
44
45
46 function void report_phase(uvm_phase phase);
47     super.report_phase(phase);
48     `uvm_info("report_phase",$sformatf("Total successful Transaction: %d",correct_count),UVM_MEDIUM);
49     `uvm_info("report_phase",$sformatf("Total Failed Transaction: %d",error_count),UVM_MEDIUM);
50 endfunction
51
52 endclass
53
54 endpackage
```

14- FIFO_Monitor

```
● ● ●

1 package FIFO_mon_pkg;
2   import uvm_pkg::*;
3 `include "uvm_macros.svh" ;
4 import FIFO_seq_item_pkg::*;
5
6 class FIFO_mon extends uvm_monitor;
7
8 `uvm_component_utils (FIFO_mon)
9 virtual FIFO_Interface FIFO_vif;
10 FIFO_seq_item rsp_seq_item;
11
12 uvm_analysis_port #(FIFO_seq_item) mon_ap;
13
14 function new (string name = "FIFO_mon", uvm_component parent = null);
15   super.new (name, parent);
16
17 endfunction
18
19 function void build_phase(uvm_phase phase);
20   super.build_phase(phase);
21
22   mon_ap = new ("mon_ap", this);
23
24 endfunction
25
26 task run_phase(uvm_phase phase);
27   super.run_phase(phase);
28   forever begin
29     rsp_seq_item= FIFO_seq_item :: type_id :: create("rsp_seq_item");
30     @(negedge FIFO_vif.clk );
31
32     rsp_seq_item.data_in      = FIFO_vif.data_in;
33     rsp_seq_item.rst_n        = FIFO_vif.rst_n;
34     rsp_seq_item.rd_en        = FIFO_vif.rd_en;
35     rsp_seq_item.wr_en        = FIFO_vif.wr_en;
36     rsp_seq_item.data_out     = FIFO_vif.data_out;
37     rsp_seq_item.wr_ack       = FIFO_vif.wr_ack;
38     rsp_seq_item.overflow     = FIFO_vif.overflow;
39     rsp_seq_item.underflow    = FIFO_vif.underflow;
40     rsp_seq_item.full         = FIFO_vif.full;
41     rsp_seq_item.empty        = FIFO_vif.empty;
42     rsp_seq_item.almostfull   = FIFO_vif.almostfull;
43     rsp_seq_item.almostempty  = FIFO_vif.almostempty;
44
45     mon_ap.write(rsp_seq_item);
46     `uvm_info ("run_phas",rsp_seq_item.convert2string_stimulus(),UVM_HIGH);
47   end
48 endtask : run_phase
49
50 endclass
51 endpackage
```

15- FIFO_Coverage

Only I ignore bins which impossible to happen

Like: -

when wr_en=0 it's impossible to make wr_ak=1

when wr_en=0 it's impossible to make overflow=1

when rd_en =0 it's impossible to make underflow=1

when rd_en =1 it's impossible to make full=1

when wr_en=1 it's impossible to make empty=1

```

1 package FIFO_coverage_pkg;
2 import FIFO_seq_item_pkg::*;
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5 class FIFO_coverage extends uvm_component;
6
7 `uvm_component_utils(FIFO_coverage);
8 FIFO_seq_item seq_item;
9 uvm_analysis_export #(FIFO_seq_item) cov_export;
10 uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
11
12
13 covergroup g1;
14
15 // EXTRA will cover rst also
16   RST      : coverpoint seq_item.rst_n;
17   wr_en    : coverpoint seq_item.wr_en;
18   rd_en    : coverpoint seq_item.rd_en;
19   wr_ack   : coverpoint seq_item.wr_ack;
20   overflow  : coverpoint seq_item.overflow;
21   underflow : coverpoint seq_item.underflow;
22   full     : coverpoint seq_item.full;
23   empty    : coverpoint seq_item.empty;
24   almostfull : coverpoint seq_item.almostfull;
25   almostempty: coverpoint seq_item.almostempty;
26
27   wr_en_rd_en_wr_ack    : cross wr_en , rd_en , wr_ack iff (seq_item.rst_n)
28 {
29     ignore_bins ignore_bin1 = binsof(wr_en) intersect {0} && binsof(wr_ack) intersect {1};
30
31 } // only if rst deasserted
32 wr_en_rd_en_overflow    : cross wr_en , rd_en , overflow iff (seq_item.rst_n)
33 {
34   ignore_bins ignore_bin2 = binsof(wr_en) intersect {0} && binsof(overflow) intersect {1};
35 // only if rst deasserted
36 wr_en_rd_en_underflow   : cross wr_en , rd_en , underflow iff (seq_item.rst_n)
37 {
38   ignore_bins ignore_bin3 = binsof(rd_en) intersect {0} && binsof(underflow) intersect {1};
39 } // only if rst deasserted
40 wr_en_rd_en_full        : cross wr_en , rd_en , full     iff (seq_item.rst_n)
41 {
42   ignore_bins ignore_bin4 = binsof(rd_en) intersect {1} && binsof(full)     intersect {1};
43 } // only if rst deasserted
44 wr_en_rd_en_empty       : cross wr_en , rd_en , empty    iff (seq_item.rst_n)
45 {
46   ignore_bins ignore_bin5 = binsof(wr_en) intersect {1} && binsof(empty)    intersect {1};
47 } // only if rst deasserted
48 wr_en_rd_en_almostfull  : cross wr_en , rd_en , almostfull iff (seq_item.rst_n); // only if rst deasserted
49 wr_en_rd_en_almostempty : cross wr_en , rd_en , almostempty iff (seq_item.rst_n); // only if rst deasserted
50 endgroup
51
52 function new (string name ="FIFO_coverage", uvm_component parent = null);
53   super.new (name,parent);
54   g1=new();
55 endfunction
56
57 function void build_phase(uvm_phase phase);
58   super.build_phase(phase);
59   cov_export = new("cov_export",this);
60   cov_fifo = new("cov_fifo",this);
61 endfunction
62
63 function void connect_phase(uvm_phase phase);
64   super.connect_phase(phase);
65   cov_export.connect(cov_fifo.analysis_export);
66 endfunction
67
68 task run_phase(uvm_phase phase);
69   super.run_phase(phase);
70
71   forever begin
72     cov_fifo.get(seq_item);
73     g1.sample();
74   end
75 endtask
76 endclass
77
78 endpackage

```

16- FIFO_Agent

```
1 package FIFO_agent_pkg;
2
3 import uvm_pkg::*;
4 `include "uvm_macros.svh" ;
5 import FIFO_sequencer_pkg::*;
6 import FIFO_driver_pkg::*;
7 import FIFO_config_pkg::*;
8 import FIFO_mon_pkg::*;
9 import FIFO_seq_item_pkg::*;
10
11 class FIFO_agent extends uvm_agent;
12
13 `uvm_component_utils (FIFO_agent)
14
15 FIFO_sequencer sqr;
16 FIFO_driver_class driver;
17 FIFO_config_class FIFO_cnfg;
18 FIFO_mon mon;
19
20 uvm_analysis_port #(FIFO_seq_item) agt_ap;
21
22     function new (string name ="FIFO_agent", uvm_component parent = null);
23     super.new (name,parent);
24
25 endfunction
26
27 function void build_phase(uvm_phase phase);
28     super.build_phase(phase);
29 if(!uvm_config_db#(FIFO_config_class) :: get(this,"","CFG",FIFO_cnfg))
30     `uvm_fatal ("build_phas","unable to get configuration objecet ");
31 driver = FIFO_driver_class :: type_id :: create ("driver",this);
32 sqr    = FIFO_sequencer :: type_id :: create ("sqr",this);
33 mon    = FIFO_mon :: type_id :: create ("mon",this);
34 agt_ap = new ("agt_ap",this);
35
36 endfunction
37
38 function void connect_phase (uvm_phase phase);
39     super.connect_phase(phase) ;
40     driver.FIFO_vif=FIFO_cnfg.FIFO_vif;
41     mon.FIFO_vif=FIFO_cnfg.FIFO_vif;
42     driver.seq_item_port.connect(sqr.seq_item_export);
43     mon.mon_ap.connect(agt_ap);
44
45 endfunction
46 endclass
47
48
49
50 endpackage
```

17- Assertions

The required Assertions are outputs flags and the counter only

I did extra Assertions

Assertions: -

- 1- 1 Assertion for max_fifo_addr (EXTRA)
- 2- 2 Assertions for wr_ptr (EXTRA)
- 3- 2 Assertions for rd_ptr (EXTRA)
- 4- 5 Assertions for Count
- 5- 3 Assertions for wr_ack
- 6- 3 Assertions for overflow
- 7- 3 Assertions for underflow
- 8- 2 Assertions for full
- 9- 2 Assertions for almostfull
- 10- 2 Assertions for Relation between full and almostfull (EXTRA)
- 11- 2 Assertions for empty
- 12- 2 Assertions for almostempty
- 13- 2 Assertions for Relation between empty and almostempty (EXTRA)

And I bind it in top module as required

| Feature | Assertion |
|--|--|
| Check max_fifo_addr | assert final (max_fifo_addr == \$clog2(FIFO_IF.FIFO_DEPTH)) |
| If rst asserted wr_ptr=0 | if(!FIFO_IF.rst_n) wr_ptr1_p: assert final (wr_ptr == 0); |
| If rst deasserted and wr_en and not full wr_ptr will increment | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) -> ##1 (wr_ptr == (\$past(wr_ptr)+1'b1)); |
| If rst asserted rd_ptr=0 | if(!FIFO_IF.rst_n) rd_ptr1_p: assert final (rd_ptr == 0); |
| If rst deasserted and rd_en and not empty rd_ptr will increment | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.rd_en && count != 0) -> ##1 (rd_ptr == (\$past(rd_ptr)+1'b1)); |
| If rst asserted count=0 | if(!FIFO_IF.rst_n) counter1_p: assert final (count == 0); |
| If rst deasserted and wr_en and not rd_en and not full count will increment | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) ({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b10) && !FIFO_IF.full) -> ##1 (count == (\$past(count)+1'b1)) |
| If rst deasserted and not wr_en and rd_en and not empty count will decrement | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) ({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b01) && !FIFO_IF.empty) -> ##1 (count == (\$past(count)-1'b1)) |
| If rst deasserted and wr_en and rd_en and full count will decrement | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) ({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b11) && FIFO_IF.full) -> ##1 (count == (\$past(count)-1'b1)) |
| If rst deasserted and wr_en and rd_en and empty count will increment | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) ({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b11) && FIFO_IF.empty) -> ##1 (count == (\$past(count)+1'b1)) |

| | |
|---|--|
| If rst asserted wr_ack=0 | if(!FIFO_IF.rst_n) wr_ack1_p: assert final (FIFO_IF.wr_ack == 0); |
| If rst deasserted and wr_en and not full wr_ack=1 | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) > ##1 (FIFO_IF.wr_ack == 1); |
| If rst deasserted and wr_en and full wr_ack=0 | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (!FIFO_IF.wr_en !(count < FIFO_IF.FIFO_DEPTH)) > ##1 (FIFO_IF.wr_ack == 0); |
| If rst asserted overflow=0 | if(!FIFO_IF.rst_n) overflow1_p: assert final (FIFO_IF.overflow == 0); |
| If rst deasserted and wr_en and full overflow =1 | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.full && FIFO_IF.wr_en) > ##1 (FIFO_IF.overflow == 1); |
| If rst deasserted and wr_en and not full overflow =0 | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (!FIFO_IF.full) && FIFO_IF.wr_en) > ##1 (FIFO_IF.overflow == 0); |
| If rst asserted underflow=0 | if(!FIFO_IF.rst_n) underflow1_p: assert final (FIFO_IF.underflow == 0); |
| If rst deasserted and rd_en and empty underflow =1 | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.empty && FIFO_IF.rd_en) > ##1 (FIFO_IF.underflow == 1); |
| If rst deasserted and rd_en and not empty underflow =0 | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (!FIFO_IF.empty) && FIFO_IF.rd_en) > ##1 (FIFO_IF.underflow == 0); |
| If count =FIFO_DEPTH full=1 | @(posedge FIFO_IF.clk) (count == FIFO_IF.FIFO_DEPTH) > (FIFO_IF.full == 1); |
| If count!=FIFO_DEPTH full=0 | @(posedge FIFO_IF.clk) (count != FIFO_IF.FIFO_DEPTH) > (FIFO_IF.full == 0); |
| If count =FIFO_DEPTH-1 almostfull=1 | @(posedge FIFO_IF.clk) (count == (FIFO_IF.FIFO_DEPTH-1'b1)) -> (FIFO_IF.almostfull == 1); |
| If count!=FIFO_DEPTH-1 almostfull=0 | @(posedge FIFO_IF.clk) (count != (FIFO_IF.FIFO_DEPTH-1'b1)) -> (FIFO_IF.almostfull == 0); |
| If rst deasserted if almostfull and not rd_en and wr_en next cycle will be full | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.almostfull && (!FIFO_IF.rd_en)&&(FIFO_IF.wr_en))) > ##1 (FIFO_IF.full); |
| If rst deasserted if full and rd_en and not wr_en next cycle will be almostfull | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.full && ((FIFO_IF.rd_en)&&(!FIFO_IF.wr_en))) > ##1 (FIFO_IF.almostfull); |
| If count =0 empty=1 | @(posedge FIFO_IF.clk) (count == 0) -> (FIFO_IF.empty == 1); |
| If count!=0 empty=0 | @(posedge FIFO_IF.clk) (count != 0) -> (FIFO_IF.empty == 0); |
| If count=1 almostempty=1 | @(posedge FIFO_IF.clk) (count == 1) -> (FIFO_IF.almostempty == 1); |
| If count!=1 almostempty=0 | @(posedge FIFO_IF.clk) (count != 1) -> (FIFO_IF.almostempty == 0); |
| If rst deasserted if almostempty and rd_en and not wr_en next cycle will be empty | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.almostempty && (!FIFO_IF.wr_en)&& (FIFO_IF.rd_en))) > ##1 (FIFO_IF.empty); |
| If rst deasserted if empty and not rd_en and wr_en next cycle will be almostempty | @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.empty && ((FIFO_IF.wr_en)&& (!FIFO_IF.rd_en))) > ##1 (FIFO_IF.almostempty); |

```

1 module Assertions(FIFO_Interface.DUT FIFO_IF);
2
3 localparam max_fifo_addr = DUT.max_fifo_addr;
4 logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;
5 logic [max_fifo_addr:0] count;
6
7 assign wr_ptr = DUT.wr_ptr;
8 assign rd_ptr = DUT.rd_ptr;
9 assign count = DUT.count;
10 //EXTA
11 // max_fifo_addr Assertions
12 always_comb begin
13     max_fifo_addr_p: assert final (max_fifo_addr == $clog2(FIFO_IF.FIFO_DEPTH));
14 end
15 //EXTA
16 // wr_ptr Assertions
17 //immediate because the rst is async
18 always_comb begin
19     if(!FIFO_IF.rst_n)
20         wr_ptr1_p: assert final (wr_ptr == 0);
21 end
22
23 property wr_ptr2;
24     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) |-> ##1 (wr_ptr == ($past(wr_ptr)+1'b1));
25 endproperty
26 wr_ptr2_p: assert property (wr_ptr2);
27 wr_ptr2_c: cover property (wr_ptr2);
28 //EXTA
29 // rd_ptr Assertions
30 //immediate because the rst is async
31 always_comb begin
32     if(!FIFO_IF.rst_n)
33         rd_ptr1_p: assert final (rd_ptr == 0);
34 end
35
36 property rd_ptr2;
37     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.rd_en && count != 0) |-> ##1 (rd_ptr == ($past(rd_ptr)+1'b1));
38 endproperty
39 rd_ptr2_p: assert property (rd_ptr2);
40 rd_ptr2_c: cover property (rd_ptr2);
41

```

```

1 // Counter Assertions
2 //immediate because the rst is async
3 always_comb begin
4     if(!FIFO_IF.rst_n)
5         counter1_p: assert final (count == 0);
6 end
7
8 property counter2;
9     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) ((({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b10) && !FIFO_IF.full) |-> ##1 (count == ($past(count)+1'b1))
10 endproperty
11 counter2_p: assert property (counter2);
12 counter2_c: cover property (counter2);
13
14
15 property counter3;
16     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) ((({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b01) && !FIFO_IF.empty) |-> ##1 (count == ($past(count)-1'b1))
17 endproperty
18 counter3_p: assert property (counter3);
19 counter3_c: cover property (counter3);
20
21 property counter4;
22     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) ((({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b11) && FIFO_IF.full) |-> ##1 (count == ($past(count)-1'b1))
23 endproperty
24 counter4_p: assert property (counter4);
25 counter4_c: cover property (counter4);
26
27 property counter5;
28     @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) ((({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b11) && FIFO_IF.empty) |-> ##1 (count == ($past(count)+1'b1))
29 endproperty
30 counter5_p: assert property (counter5);
31 counter5_c: cover property (counter5);

```

```

1 // wr_ack Assertions
2 //immediate because the rst is async
3 always_comb begin
4     if(!FIFO_IF.rst_n)
5         wr_ack1_p: assert final (FIFO_IF.wr_ack == 0);
6 end
7
8 property wr_ack2;
9  @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) |-> ##1 (FIFO_IF.wr_ack == 1);
10 endproperty
11 wr_ack2_p: assert property (wr_ack2);
12 wr_ack2_c: cover property (wr_ack2);
13
14 property wr_ack3;
15  @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (!FIFO_IF.wr_en || !(count < FIFO_IF.FIFO_DEPTH)) |-> ##1 (FIFO_IF.wr_ack == 0);
16 endproperty
17 wr_ack3_p: assert property (wr_ack3);
18 wr_ack3_c: cover property (wr_ack3);
19
20 //overflow Assertions
21 //immediate because the rst is async
22 always_comb begin
23     if(!FIFO_IF.rst_n)
24         overflow1_p: assert final (FIFO_IF.overflow == 0);
25 end
26
27 property overflow2;
28  @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.full && FIFO_IF.wr_en) |-> ##1 (FIFO_IF.overflow == 1);
29 endproperty
30 overflow2_p: assert property (overflow2);
31 overflow2_c: cover property (overflow2);
32
33 property overflow3;
34  @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) ((!FIFO_IF.full) && FIFO_IF.wr_en) |-> ##1 (FIFO_IF.overflow == 0);
35 endproperty
36 overflow3_p: assert property (overflow3);
37 overflow3_c: cover property (overflow3);

```

```

1 //Underflow Assertions
2 //immediate because the rst is async
3 always_comb begin
4     if(!FIFO_IF.rst_n)
5         underflow1_p: assert final (FIFO_IF.underflow == 0);
6 end
7
8 property underflow2;
9  @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.empty && FIFO_IF.rd_en) |-> ##1 (FIFO_IF.underflow == 1);
10 endproperty
11 underflow2_p: assert property (underflow2);
12 underflow2_c: cover property (underflow2);
13
14 property underflow3;
15  @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) ((!FIFO_IF.empty) && FIFO_IF.rd_en) |-> ##1 (FIFO_IF.underflow == 0);
16 endproperty
17 underflow3_p: assert property (underflow3);
18 underflow3_c: cover property (underflow3);
19
20
21 // full Assertions
22 property full1;
23  @(posedge FIFO_IF.clk) (count == FIFO_IF.FIFO_DEPTH) |-> (FIFO_IF.full == 1);
24 endproperty
25 full1_p: assert property (full1);
26 full1_c: cover property (full1);
27
28 property full2;
29  @(posedge FIFO_IF.clk) (count != FIFO_IF.FIFO_DEPTH) |-> (FIFO_IF.full == 0);
30 endproperty
31 full2_p: assert property (full2);
32 full2_c: cover property (full2);

```

```

1 // almostfull Assertions
2 property almostfull1;
3   @(posedge FIFO_IF.clk) (count == (FIFO_IF.FIFO_DEPTH-1'b1)) |-> (FIFO_IF.almostfull == 1);
4 endproperty
5 almostfull1_p: assert property (almostfull1);
6 almostfull1_c: cover property (almostfull1);
7
8 property almostfull2;
9   @(posedge FIFO_IF.clk) (count != (FIFO_IF.FIFO_DEPTH-1'b1)) |-> (FIFO_IF.almostfull == 0);
10 endproperty
11 almostfull2_p: assert property (almostfull2);
12 almostfull2_c: cover property (almostfull2);
13 //EXTRA
14 // combination assertions between full and almostfull
15 property full_almostfull1;
16   @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.almostfull && (!FIFO_IF.rd_en)&&(FIFO_IF.wr_en)) |-> ##1 (FIFO_IF.full);
17 endproperty
18 full_almostfull1_p: assert property (full_almostfull1);
19 full_almostfull1_c: cover property (full_almostfull1);
20
21
22 property full_almostfull2;
23   @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.full && ((FIFO_IF.rd_en)&&(!FIFO_IF.wr_en)) ) |-> ##1 (FIFO_IF.almostfull);
24 endproperty
25 full_almostfull2_p: assert property (full_almostfull2);
26 full_almostfull2_c: cover property (full_almostfull2);
27

```

```

1 // empty Assertions
2 property empty1;
3   @(posedge FIFO_IF.clk) (count == 0) |-> (FIFO_IF.empty == 1);
4 endproperty
5 empty1_p: assert property (empty1);
6 empty1_c: cover property (empty1);
7
8 property empty2;
9   @(posedge FIFO_IF.clk) (count != 0) |-> (FIFO_IF.empty == 0);
10 endproperty
11 empty2_p: assert property (empty2);
12 empty2_c: cover property (empty2);
13
14
15 // almostempty Assertions
16 property almostempty1;
17   @(posedge FIFO_IF.clk) (count == 1) |-> (FIFO_IF.almostempty == 1);
18 endproperty
19 almostempty1_p: assert property (almostempty1);
20 almostempty1_c: cover property (almostempty1);
21
22 property almostempty2;
23   @(posedge FIFO_IF.clk) (count != 1) |-> (FIFO_IF.almostempty == 0);
24 endproperty
25 almostempty2_p: assert property (almostempty2);
26 almostempty2_c: cover property (almostempty2);
27
28 //EXTRA
29 // combination assertions between empty and almostempty
30 property empty_almostempty1;
31   @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.almostempty && (!FIFO_IF.wr_en)&& (FIFO_IF.rd_en)) |-> ##1 (FIFO_IF.empty);
32 endproperty
33 empty_almostempty1_p: assert property (empty_almostempty1);
34 empty_almostempty1_c: cover property (empty_almostempty1);
35
36
37 property empty_almostempty2;
38   @(posedge FIFO_IF.clk) disable iff (!FIFO_IF.rst_n) (FIFO_IF.empty && ((FIFO_IF.wr_en)&& (!FIFO_IF.rd_en)) ) |-> ##1 (FIFO_IF.almostempty);
39 endproperty
40 empty_almostempty2_p: assert property (empty_almostempty2);
41 empty_almostempty2_c: cover property (empty_almostempty2);
42
43 endmodule

```

18- Code Coverage

Branch Coverage

```
=====
--- Instance: /top/DUT
--- Design Unit: work.FIFO
=====
Branch Coverage:
Enabled Coverage      Bins    Hits    Misses  Coverage
-----              ----   ----   -----  -----
Branches                25      25       0  100.00%
```

Statement Coverage

```
Statement Coverage:
Enabled Coverage      Bins    Hits    Misses  Coverage
-----              ----   ----   -----  -----
Statements               29      29       0  100.00%
```

Toggle Coverage

```
Toggle Coverage:
Enabled Coverage      Bins    Hits    Misses  Coverage
-----              ----   ----   -----  -----
Toggles                  20      20       0  100.00%
```

Also, I will attach the complete report in zip file if you want to see more details about coverage.

19- Functional Coverage

```
=====
== Instance: /FIFO_coverage_pkg
== Design Unit: work.FIFO_coverage_pkg
=====

Covergroup Coverage:
  Covergroups          1      na      na  100.00%
  | Coverpoints/Crosses 17      na      na    na
  | Covergroup Bins     66      66      0   100.00%
```

```
TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%
```

| Name | Class Type | Coverage | Goal | % of Goal | Status | Included | Merge_instances | Get_inst_coverage | Comment |
|-----------------------------------|------------|----------|------|-----------|--------|----------|-----------------|-------------------|---------|
| /FIFO_coverage_pkg/FIFO_coverage | | 100.00% | | | | | | | |
| TYPE g1 | | 100.00% | 100 | 100.00... | | | auto(1) | | |
| CVP g1::RST | | 100.00% | 100 | 100.00... | | | | | |
| CVP g1::wr_en | | 100.00% | 100 | 100.00... | | | | | |
| CVP g1::rd_en | | 100.00% | 100 | 100.00... | | | | | |
| CVP g1::wr_ack | | 100.00% | 100 | 100.00... | | | | | |
| CVP g1::overflow | | 100.00% | 100 | 100.00... | | | | | |
| CVP g1::underflow | | 100.00% | 100 | 100.00... | | | | | |
| CVP g1::full | | 100.00% | 100 | 100.00... | | | | | |
| CVP g1::empty | | 100.00% | 100 | 100.00... | | | | | |
| CVP g1::almostfull | | 100.00% | 100 | 100.00... | | | | | |
| CVP g1::almostempty | | 100.00% | 100 | 100.00... | | | | | |
| CROSS g1::wr_en_rd_en_wr_ack | | 100.00% | 100 | 100.00... | | | | | |
| CROSS g1::wr_en_rd_en_overflow | | 100.00% | 100 | 100.00... | | | | | |
| CROSS g1::wr_en_rd_en_underflow | | 100.00% | 100 | 100.00... | | | | | |
| CROSS g1::wr_en_rd_en_full | | 100.00% | 100 | 100.00... | | | | | |
| CROSS g1::wr_en_rd_en_empty | | 100.00% | 100 | 100.00... | | | | | |
| CROSS g1::wr_en_rd_en_almostfull | | 100.00% | 100 | 100.00... | | | | | |
| CROSS g1::wr_en_rd_en_almostempty | | 100.00% | 100 | 100.00... | | | | | |

Also, I will attach the complete report in zip file if you want to see more details about coverage.

20- Assertions Coverage

```
=====
== Instance: /top/DUT/Assertions_inst
== Design Unit: work.Assertions
=====

Directive Coverage:
  Directives          24      24      0   100.00%
```

```
TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 24

Total Coverage By Instance (filtered view): 100.00%
```

```
=====
== Instance: /top/DUT/Assertions_inst
== Design Unit: work.Assertions
=====
```

Assertion Coverage:

Assertions

31

31

0

100.00%

| Name | Language | Enabled | Log | Count | AtLe Limit | Weight | CmpIt % | CmpIt graph | Included | Memory | Peak Memory | Peak Memory Time | Cumulative Threads |
|---|----------|---------|-----|-------|-------------|--------|---------|-------------|----------|--------|-------------|------------------|--------------------|
| /top/DUT/Assertions_inst/wr_ptr2_c | SVA | ✓ | Off | 415 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/rd_ptr2_c | SVA | ✓ | Off | 295 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/counter2_c | SVA | ✓ | Off | 291 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/counter3_c | SVA | ✓ | Off | 92 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/counter4_c | SVA | ✓ | Off | 86 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/counter5_c | SVA | ✓ | Off | 7 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/wr_ack2_c | SVA | ✓ | Off | 415 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/wr_ack3_c | SVA | ✓ | Off | 570 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/overflow2_c | SVA | ✓ | Off | 282 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/overflow3_c | SVA | ✓ | Off | 415 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/underflow2_c | SVA | ✓ | Off | 12 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/underflow3_c | SVA | ✓ | Off | 295 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/full1_c | SVA | ✓ | Off | 393 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/full2_c | SVA | ✓ | Off | 628 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/almostfull1_c | SVA | ✓ | Off | 272 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/almostfull2_c | SVA | ✓ | Off | 749 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/full_almostfull1_c | SVA | ✓ | Off | 123 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/full_almostfull2_c | SVA | ✓ | Off | 28 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/empty1_c | SVA | ✓ | Off | 48 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/empty2_c | SVA | ✓ | Off | 973 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/almostempty1_c | SVA | ✓ | Off | 46 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/almostempty2_c | SVA | ✓ | Off | 975 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/empty_almostempty1_c | SVA | ✓ | Off | 4 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |
| /top/DUT/Assertions_inst/empty_almostempty2_c | SVA | ✓ | Off | 15 | 1 Unlimited | 1 | 100% | ✓ | ✓ | 0 | 0 | 0 ns | 0 |

| | | | | | | | | | | | |
|---|------------|-----|----|---|---|---|----|------|-------|---|---|
| + /top/DUT/Assertions_inst/max_fifo_addr_p | Immediate | SVA | or | 0 | 1 | - | - | - | off | assert (3==\$clog2(FIFO_IF.FIFO_DEPTH)) | ✓ |
| + /top/DUT/Assertions_inst/wr_ptr1_p | Immediate | SVA | or | 0 | 1 | - | - | - | off | assert (wr_ptr==0) | ✓ |
| + /top/DUT/Assertions_inst/wr_ptr2_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((FIFO_IF.wr_en...)) | ✓ |
| + /top/DUT/Assertions_inst/rd_ptr1_p | Immediate | SVA | or | 0 | 1 | - | - | - | off | assert(rd_ptr==0) | ✓ |
| + /top/DUT/Assertions_inst/rd_ptr2_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((FIFO_IF.rd_en...)) | ✓ |
| + /top/DUT/Assertions_inst/counter1_p | Immediate | SVA | or | 0 | 1 | - | - | - | off | assert(count==0) | ✓ |
| + /top/DUT/Assertions_inst/counter2_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((~FIFO_IF.rd_e...)) | ✓ |
| + /top/DUT/Assertions_inst/counter3_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((FIFO_IF.rd_en...)) | ✓ |
| + /top/DUT/Assertions_inst/counter4_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((FIFO_IF.rd_en...)) | ✓ |
| + /top/DUT/Assertions_inst/counter5_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((FIFO_IF.rd_en...)) | ✓ |
| + /top/DUT/Assertions_inst/wr_ack1_p | Immediate | SVA | or | 0 | 1 | - | - | - | off | assert(~FIFO_IF.wr_ack) | ✓ |
| + /top/DUT/Assertions_inst/wr_ack2_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((FIFO_IF.wr_en...)) | ✓ |
| + /top/DUT/Assertions_inst/wr_ack3_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((~FIFO_IF.wr_en...)) | ✓ |
| + /top/DUT/Assertions_inst/overflow1_p | Immediate | SVA | or | 0 | 1 | - | - | - | off | assert(~FIFO_IF.overflow) | ✓ |
| + /top/DUT/Assertions_inst/overflow2_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((FIFO_IF.full&&...)) | ✓ |
| + /top/DUT/Assertions_inst/overflow3_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((~FIFO_IF.full&&...)) | ✓ |
| + /top/DUT/Assertions_inst/underflow1_p | Immediate | SVA | or | 0 | 1 | - | - | - | off | assert(~FIFO_IF.underflow) | ✓ |
| + /top/DUT/Assertions_inst/underflow2_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((~FIFO_IF.empty)) | ✓ |
| + /top/DUT/Assertions_inst/underflow3_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((~FIFO_IF.empty)) | ✓ |
| + /top/DUT/Assertions_inst/full1_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) (count==#FIFO_IF.FIFO_DEPTH)->FIFO_IF.full | ✓ |
| + /top/DUT/Assertions_inst/full2_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) (count==#FIFO_IF.FIFO_DEPTH)->FIFO_IF.full | ✓ |
| + /top/DUT/Assertions_inst/almostfull1_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) (count!=#FIFO_IF.FIFO_DEPTH-1)->FIFO_IF.almostfull | ✓ |
| + /top/DUT/Assertions_inst/almostfull2_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) (count!=#FIFO_IF.FIFO_DEPTH-1)->FIFO_IF.almostfull | ✓ |
| + /top/DUT/Assertions_inst/full_almostfull1_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) (count!=#FIFO_IF.FIFO_DEPTH-1)->FIFO_IF.almostfull | ✓ |
| + /top/DUT/Assertions_inst/full_almostfull2_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) (count!=#FIFO_IF.FIFO_DEPTH-1)->FIFO_IF.almostfull | ✓ |
| + /top/DUT/Assertions_inst/empty1_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) (count==0)->FIFO_IF.empty | ✓ |
| + /top/DUT/Assertions_inst/almostempty1_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) (count==1)->FIFO_IF.almostempty | ✓ |
| + /top/DUT/Assertions_inst/empty_almostempty1_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((FIFO_IF.almostempty))) | ✓ |
| + /top/DUT/Assertions_inst/empty_almostempty2_p | Concurrent | SVA | or | 0 | 1 | - | 0B | 0 ns | 0 off | assert(@posedge FIFO_IF.clk) disable iff (~FIFO_IF.rst_n) (((FIFO_IF.empty))) | ✓ |

Also, I will attach the complete report in zip file if you want to see more details about coverage.

21- Do File

```
1  vlib work
2  vlog *v +cover -covercells
3  vsim -voptargs=+acc work.top -cover +UVM_VERBOSITY=UVM_MEDIUM -classdebug -uvmcontrol=all
4
5  add wave -position insertpoint sim:/top/FIFO_IF/*
6
7  add wave /top/DUT/Assertions_inst/max_fifo_addr_p /top/DUT/Assertions_inst/wr_ptr1_p
8  add wave /top/DUT/Assertions_inst/wr_ptr2_p /top/DUT/Assertions_inst/rd_ptr1_p
9  add wave /top/DUT/Assertions_inst/rd_ptr2_p /top/DUT/Assertions_inst/counter1_p
10 add wave /top/DUT/Assertions_inst/counter2_p /top/DUT/Assertions_inst/counter3_p
11 add wave /top/DUT/Assertions_inst/counter4_p /top/DUT/Assertions_inst/counter5_p
12 add wave /top/DUT/Assertions_inst/wr_ack1_p /top/DUT/Assertions_inst/wr_ack2_p
13 add wave /top/DUT/Assertions_inst/wr_ack3_p /top/DUT/Assertions_inst/overflow1_p
14 add wave /top/DUT/Assertions_inst/overflow2_p /top/DUT/Assertions_inst/overflow3_p
15 add wave /top/DUT/Assertions_inst/underflow1_p /top/DUT/Assertions_inst/underflow2_p
16 add wave /top/DUT/Assertions_inst/underflow3_p /top/DUT/Assertions_inst/full1_p /top/DUT/Assertions_inst/full2_p
17 add wave /top/DUT/Assertions_inst/almostfull1_p /top/DUT/Assertions_inst/almostfull2_p
18 add wave /top/DUT/Assertions_inst/full_almostfull1_p /top/DUT/Assertions_inst/full_almostfull2_p
19 add wave /top/DUT/Assertions_inst/empty1_p /top/DUT/Assertions_inst/empty2_p /top/DUT/Assertions_inst/almostempty1_p
20 add wave /top/DUT/Assertions_inst/almostempty2_p /top/DUT/Assertions_inst/empty_almostempty1_p
21 add wave /top/DUT/Assertions_inst/empty_almostempty2_p
22
23
24 coverage save top.ucdb -onexit
25 run -all
26 #vcover report top.ucdb -details -annotate -all -output code_coverage_rpt.txt
```

22- Transcript


```
# UVM_INFO FIFO_test.sv(46) @ 0: uvm_test_top [run_phase] RST is asserted
# ***** Questa UVM Transaction Recording Turned ON. *****
# * recording_detail has been set. *
# * To turn off, set 'recording_detail' to off: *
# * uvm_config_db#(int)      ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# *****

# UVM_INFO FIFO_test.sv(48) @ 2: uvm_test_top [run_phase] RST is deasserted
# UVM_INFO FIFO_test.sv(50) @ 2: uvm_test_top [run_phase] stimulus generation write_only_seq started
# UVM_INFO FIFO_test.sv(52) @ 22: uvm_test_top [run_phase] stimulus generation write_only_seq ended
# UVM_INFO FIFO_test.sv(55) @ 22: uvm_test_top [run_phase] stimulus generation read_only_seq started
# UVM_INFO FIFO_test.sv(57) @ 42: uvm_test_top [run_phase] stimulus generation read_only_seq ended
# UVM_INFO FIFO_test.sv(59) @ 42: uvm_test_top [run_phase] stimulus generation write_read_seq started
# UVM_INFO FIFO_test.sv(61) @ 2042: uvm_test_top [run_phase] stimulus generation write_read_seq ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 2042: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO FIFO_score.sv(102) @ 2042: uvm_test_top.env.sv [report_phase] Total successful Transaction: 1021
# UVM_INFO FIFO_score.sv(103) @ 2042: uvm_test_top.env.sv [report_phase] Total Failed Transaction: 0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 14
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 2
# [run_phase] 8
# ** Note: $finish : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#   Time: 2042 ns Iteration: 61 Instance: /top
```


23- Wave

Write only sequence


Dataout is don't care because no read operation yet



Read only sequence



Write Read sequence



Assertions

