



Arab Academy for Science, Technology & Maritime Transport



Name: Mahmoud Mostafa Mahmoud Ramadan

Reg No.: 19102461

Dr. Ahmed Abo El Farag

**Eng. Esraa Khattab** 

# **Sources Needed for Mips**

# 1) Program Counter

```
33 entity PCCounter is
       Port ( Pc In : in STD LOGIC VECTOR (31 downto 0);
34
             CLK : in STD LOGIC;
35
               Pc_Out : out STD_LOGIC_VECTOR (31 downto 0));
36
37 end PCCounter;
38
    architecture Behavioral of PCCounter is
39
   signal temp : STD LOGIC VECTOR (31 downto 0) := X"000000000";
40
41
42 begin
43 process (CLK, temp, Pc_In)
44 begin
   Pc Out <= temp;
45
46 if FALLING EDGE (CLK) THEN temp <= Pc_In;
47 END IF;
48 end process;
49
50
51 end Behavioral;
```

## 2) Instruction Memory

```
33 entity InstMem is
         Port ( Address : in STD LOGIC VECTOR (31 downto 0);
                Instruction : out STD LOGIC VECTOR (31 downto 0);
35
                CLK : in STD LOGIC);
36
37
    end InstMem;
38
39 architecture Behavioral of InstMem is
40 type INSTArray is array (0 to 31) of STD_LOGIC_VECTOR (7 downto 0);
41 signal IM : INSTArray:= (
                             x"00", x"85", x"10", x"20",
                                                         --add $v0, $a0, $a1
42
                             x"AC", x"02", x"00", x"08",
43
                                                         --sw $v0, 8($zero)
                             x"8C", x"06", x"00", x"08",
                                                         --lw $a2, 8($zero)
44
                             x"10", x"46", x"00", x"01",
                                                         --beq $v0, $a2, Good Processor
45
                             x"00", x"46", x"88", x"2A",
                                                         --slt $sl, $v0, $a2
46
                             x"00", x"A4", x"88", x"22",
                                                         -- Good Processor: sub $sl, $al, $a0
47
48
                             x"00", x"00", x"00", x"00",
                             x"00",x"00",x"00",x"00");
49
50
51 begin
52
53 Instruction(31 downto 24) <= IM(to_integer(unsigned(Address)));</pre>
    Instruction(23 downto 16) <= IM(to integer(unsigned(Address))+1);</pre>
55 Instruction(15 downto 8) <= IM(to integer(unsigned(Address))+2);
56 Instruction (7 downto 0) <= IM(to integer (unsigned (Address))+3);
58 end Behavioral;
```

## 3) Register File

```
entity RegisterFile is
32
         Port ( ReadRegl : in STD LOGIC VECTOR (4 downto 0);
33
                 ReadReg2 : in STD LOGIC VECTOR (4 downto 0);
34
                 WriteReg : in STD LOGIC VECTOR (4 downto 0);
35
                 WriteData : in STD LOGIC VECTOR (31 downto 0);
36
                 RegWrite : in STD LOGIC;
37
                 ReadDatal : out STD LOGIC VECTOR (31 downto 0);
38
                 ReadData2 : out STD LOGIC VECTOR (31 downto 0);
39
                 CLK : in STD LOGIC);
40
41
   end RegisterFile;
42
    architecture Behavioral of RegisterFile is
    type RegtypeFile is array (0 to 31) of STD LOGIC VECTOR (31 downto 0);
    signal RegArray : RegtypeFile:= (X"00000000", X"00000000",
46
                                      X"00000000", X"000000000",
47
                                      X"00000005", X"00000007",
48
                                      X"000000000", X"000000000",
49
                                      X"00000000", X"000000000",
50
                                      X"000000000", X"000000000",
51
                                      X"00000000", X"00000000",
52
                                      X"000000000", X"000000000",
53
                                      X"000000000", X"000000000",
54
                                      X"00000000", X"000000000",
55
56
                                      X"000000000", X"000000000",
                                      X"000000000", X"000000000",
57
                                      X"00000000", X"00000000",
58
                                      X"000000000", X"000000000",
59
                                      X"000000000", X"000000000",
60
                                      X"000000000", X"000000000");
61
                                      -- ThirdLine $a0, $a1
62
63
64
    Process (RegWrite, CLK, ReadReg1, ReadReg2, WriteReg, WriteData, RegWrite)
65
   begin
    ReadDatal <= RegArray(to integer(unsigned(ReadRegl)));
    ReadData2 <= RegArray(to integer(unsigned(ReadReg2)));
68
    if (rising edge (CLK) and RegWrite = '1')
69
   RegArray(to integer(unsigned(WriteReg)))<= WriteData;</pre>
70
    end if:
71
72
   end process;
    end Behavioral;
73
```

## 4) ALU

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 use IEEE.STD LOGIC ARITH.ALL;
23 use IEEE.STD LOGIC UNSIGNED.ALL;
24
   entity ALU4Bit is
25
        Port ( A : in STD LOGIC VECTOR (31 downto 0);
26
27
               B : in STD LOGIC VECTOR (31 downto 0);
               ALUin : in STD LOGIC VECTOR (3 downto 0);
28
               zero : out STD LOGIC;
29
30
               result : out STD LOGIC VECTOR (31 downto 0));
31 end ALU4Bit;
35 begin
36 process(A, B, ALUin)
37 begin
       if ALUin = "0000"
38
          then result <= A and B ;
39
40
       elsif ALUin = "0001"
          then result <= A or B;
41
      elsif ALUin = "01111"
42
43
          then if A < B then result <= X"000000001";
44
          else result <= X"000000000";
          end if:
45
      elsif ALUin = "0010"
46
47
          then result <= A + B;
       elsif ALUin = "0110"
48
          then result <= A - B;
49
      elsif ALUin = "1100"
50
          then result <= A nor B;
51
       end if ;
52
53
       if A = B
      then zero <= 'l';
54
       else zero <= '0';
55
      end if ;
56
       end PROCESS:
57
58
59 end Behavioral;
```

## 5) ALU Control

#### VHDL Module:

```
entity ALU_Control is

Port (ALUOP: in STD_LOGIC_VECTOR (1 downto 0);

FuncField: in STD_LOGIC_VECTOR (5 downto 0);

Operation: out STD_LOGIC_VECTOR (3 downto 0));

end ALU_Control;

architecture Behavioral of ALU_Control is

begin

process(ALUOP, FuncField)

begin

if (ALUOP = "00") then Operation <= "0010";

elsif ((ALUOP = "00") then Operation <= "0010";

elsif ((ALUOP = "10") and ((FuncField(3)='0') and(FuncField(2)='0') and (FuncField(1)='0') and (FuncField(0)='0'))) then Operation <= "0010";

elsif ((ALUOP = "10") and ((FuncField(3)='0') and(FuncField(2)='1') and (FuncField(1)='0') and (FuncField(0)='0'))) then Operation <= "0000";

elsif ((ALUOP = "10") and ((FuncField(3)='0') and(FuncField(2)='1') and (FuncField(1)='0') and (FuncField(0)='1'))) then Operation <= "0000";

elsif ((ALUOP(1) = "1') and ((FuncField(3)='0') and(FuncField(2)='0') and (FuncField(1)='1') and (FuncField(0)='0'))) then Operation <= "0010";

elsif ((ALUOP(1) = '1') and ((FuncField(3)='1') and(FuncField(2)='0') and (FuncField(0)='0'))) then Operation <= "0110";

elsif ((ALUOP(1) = '1') and ((FuncField(3)='1') and(FuncField(2)='0') and (FuncField(0)='0'))) then Operation <= "0110";

end process;

end Behavioral;
```

## 6) Control Unit

```
### Port ( OP : in STD_LOGIC_VECTOR (5 downto 0);

RegDst : out STD_LOGIC;

#### ALUSEr : out STD_LOGIC;

#### MemtoReg : out STD_LOGIC;

#### ALUOP : out STD_LOGIC;

#### ALUOP : out STD_LOGIC;

#### ALUOP : out STD_LOGIC;

#### MemtoReg : out STD_LOGIC
```

## 7) Memory Unit

```
32
    entity MemoryUnit is
        Port ( MemRead : in STD LOGIC;
33
34
               MemWrite : in STD LOGIC;
               Address: in STD LOGIC VECTOR (31 downto 0);
35
               DataWrite : in STD LOGIC VECTOR (31 downto 0);
36
               DataRead : out STD LOGIC VECTOR (31 downto 0);
37
               CLK : in STD LOGIC);
38
39
    end MemoryUnit;
40
41
    architecture Behavioral of MemoryUnit is
    type MEMArray is array (0 to 35) of STD LOGIC VECTOR (7 downto 0);
42
    signal RAM: MEMArray:= (x"AB",x"CD",x"EF",x"00",
43
                             x"75", x"74", x"65", x"72",
44
                             x"20", x"41", x"72", x"63",
45
                             x"68", x"69", x"74", x"65",
46
                             x"12", x"34", x"56", x"78",
47
                             x"7F", x"7F", x"6D", x"6D",
48
49
                             x"00",x"00",x"00",x"00",
50
                             x"78", x"78", x"6A", x"6A",
51
                             x"00", x"00", x"00", x"01");
53 begin
54 process (MemRead, MemWrite, Address, CLK)
55 begin
56 if (MemRead = '1' and MemWrite ='0')
57 then DataRead(31 downto 24) <= RAM(to integer(unsigned(Address)));
58 DataRead(23 downto 16) <= RAM(to integer(unsigned(Address)+1));</p>
59 DataRead(15 downto 8) <= RAM(to integer(unsigned(Address)+2));</p>
60 DataRead(7 downto 0) <= RAM(to integer(unsigned(Address)+3));
   elsif (MemRead = '0' and MemWrite = '1' and rising edge (CLK))
61
62 then RAM(to integer(unsigned(Address))) <= DataWrite(31 downto 24);</p>
63 RAM(to integer(unsigned(Address)+1)) <= DataWrite(23 downto 16);
64 RAM(to integer(unsigned(Address)+2)) <= DataWrite(15 downto 8);
65 RAM(to integer(unsigned(Address)+3)) <= DataWrite(7 downto 0);</pre>
66 end if;
67 end process;
68 end Behavioral;
```

# 8) Adders

## **ADDER for 32 bit inputs**

VHDL Module:

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 use IEEE.STD LOGIC ARITH.ALL;
23 use IEEE.STD LOGIC UNSIGNED.ALL;
24
25
26 entity Adder32Bit is
        Port ( Inl : in STD LOGIC VECTOR (31 downto 0);
27
               In2 : in STD LOGIC VECTOR (31 downto 0);
28
               Sum : out STD LOGIC VECTOR (31 downto 0));
29
30
   end Adder32Bit;
31
   architecture Behavioral of Adder32Bit is
32
33
34 begin
35 process(In1,In2)
36 begin
37 Sum <= In1 + In2;
38 end process;
39
40 end Behavioral;
```

#### **ADDER for PC+4**

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 USE IEEE.STD LOGIC ARITH.ALL;
23 USE IEEE.STD LOGIC UNSIGNED.ALL;
24
25
26
27 entity Adder4Bit is
        Port ( INPUT1 : in STD LOGIC VECTOR (31 downto 0);
28
              OUTPUT1 : out STD LOGIC VECTOR (31 downto 0));
29
30 end Adder4Bit;
31
32 architecture Behavioral of Adder4Bit is
33
34 begin
35 process(INPUT1)
36 begin
37 OUTPUT1 <= INPUT1 + X"00000004";
38 end process;
39
40 end Behavioral;
```

## 9) Muxes

#### 2-1 32Bit Mux

VHDL Module:

```
32 entity Mux2 l is
        Port ( IN1 : in STD LOGIC VECTOR (31 downto 0);
33
               IN2 : in STD LOGIC VECTOR (31 downto 0);
34
               S : in STD LOGIC;
35
               OUTMUX : out STD LOGIC VECTOR (31 downto 0));
36
37 end Mux2 1;
38
39 architecture Behavioral of Mux2 1 is
40 begin
41 process (IN1, IN2, S)
42 begin
43 if (S = '0') then OUTMUX <= IN1;
44 elsif (S = '1') then OUTMUX <= IN2;
45 end if;
46 end process;
47
48 end Behavioral;
```

#### 2-1 5Bit Mux

```
32 entity MUX 5 is
        Port ( A : in STD LOGIC VECTOR (4 downto 0);
33
34
               B : in STD LOGIC VECTOR (4 downto 0);
               OUTM : out STD LOGIC VECTOR (4 downto 0);
35
               S : in STD LOGIC);
36
   end MUX 5;
37
38
    architecture Behavioral of MUX 5 is
39
40
41
   begin
42
   process (A, B, S)
43
   begin
44 if (S = '0') then OUTM <= A;
45 elsif (S = '1') then OUTM <= B;
   end if ;
46
47 end process;
48
49
50 end Behavioral;
```

### 10) Shift Left

VHDL Module:

```
32 entity ShiftLeft is
        Port ( Inshift : in STD LOGIC VECTOR (31 downto 0);
33
               Outshift : out STD LOGIC VECTOR (31 downto 0));
34
35 end ShiftLeft;
36
    architecture Behavioral of ShiftLeft is
37
38
39
   begin
40
41 process(Inshift)
42 begin
43 Outshift(1 downto 0) <= "00";
44 Outshift(31 downto 2) <= Inshift(29 downto 0);</pre>
45 end process;
46
47 end Behavioral;
```

### 11) Sign Extend

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 use IEEE.STD LOGIC ARITH.ALL;
23 use IEEE.STD LOGIC UNSIGNED.ALL;
   entity SignExtend32Bit is
24
        Port ( A : in STD LOGIC VECTOR (15 downto 0);
25
               B : out STD LOGIC VECTOR (31 downto 0));
26
   end SignExtend32Bit;
27
28
   architecture Behavioral of SignExtend32Bit is
29
30
31
   begin
   process(A)
32
   begin
33
   if (A(15)='0') then B <= X"00000000" + A;</pre>
34
   elsif (A(15)='1')then B <= X"ffff0000" + A;
   end if;
36
   end process;
37
38
39 end Behavioral;
```

# **The Main Program Port Mapping and Components**

```
32 entity PROJECT MIPS is
        Port ( CLK1 : in STD_LOGIC);
 33
 34 end PROJECT_MIPS;
 35
 36 architecture Behavioral of PROJECT MIPS is
 37
     --COMPONENTS
 38
 39 COMPONENT Adder32Bit is
        Port ( Inl : in STD_LOGIC_VECTOR (31 downto 0);
 40
               In2 : in STD LOGIC VECTOR (31 downto 0);
 41
               Sum : out STD LOGIC VECTOR (31 downto 0));
 42
 43 end component ;
 44 COMPONENT MUX_5 is
        45
 46
 47
               OUTM : out STD LOGIC VECTOR (4 downto 0);
               S : in STD LOGIC);
 48
 49 end COMPONENT MUX 5;
 50 component Adder4Bit is
        Port ( INPUT1 : in STD LOGIC VECTOR (31 downto 0);
 51
               OUTPUT1 : out STD LOGIC VECTOR (31 downto 0));
 52
 53 end component;
 54 component ALU4Bit is
        Port ( A : in STD_LOGIC_VECTOR (31 downto 0);
 55
               B : in STD LOGIC VECTOR (31 downto 0);
 56
               ALUin: in STD_LOGIC_VECTOR (3 downto 0); zero: out STD_LOGIC;
 57
 58
               result : out STD LOGIC_VECTOR (31 downto 0));
 59
 60 end component;
 61 component ALU_Control is
 62
        Port ( ALUOP : in STD_LOGIC_VECTOR (1 downto 0);
               FuncField : in STD_LOGIC_VECTOR (5 downto 0);
Operation : out STD_LOGIC_VECTOR (3 downto 0));
 63
 64
 65 end component;
66 component Control is
        Port ( OP : in STD_LOGIC_VECTOR (5 downto 0);
67
               RegDst : out STD_LOGIC;
ALUSrc : out STD_LOGIC;
68
69
               MemtoReg : out STD LOGIC;
70
               RegWrite : out STD LOGIC;
71
72
               MemRead : out STD_LOGIC;
               MemWrite : out STD_LOGIC;
73
               Branch : out STD LOGIC;
74
               ALUOPO : out STD_LOGIC;
75
               ALUOP1 : out STD LOGIC);
76
77 end component;
78 component InstMem is
        Port ( Address : in STD_LOGIC_VECTOR (31 downto 0);
79
               Instruction : out STD LOGIC VECTOR (31 downto 0);
80
               CLK : in STD_LOGIC);
81
   end component ;
82
   component MemoryUnit is
        Port ( MemRead : in STD_LOGIC;
84
               MemWrite : in STD LOGIC;
85
86
               Address: in STD LOGIC VECTOR (31 downto 0);
               DataWrite : in STD LOGIC VECTOR (31 downto 0);
87
88
               DataRead : out STD LOGIC VECTOR (31 downto 0);
89
               CLK : in STD LOGIC);
   end component:
90
    component Mux2 1 is
91
        Port ( IN1 : in STD LOGIC VECTOR (31 downto 0);
92
93
               IN2 : in STD LOGIC VECTOR (31 downto 0);
                S : in STD LOGIC;
94
               OUTMUX : out STD LOGIC VECTOR (31 downto 0));
95
96 end component;
```

```
97 component PCCounter is
        Port ( Pc_In : in STD_LOGIC_VECTOR (31 downto 0);
 98
99
             CLK : in STD LOGIC;
              Pc_Out : out STD_LOGIC_VECTOR (31 downto 0));
100
101 end component:
102 component RegisterFile is
        Port ( ReadRegl : in STD LOGIC VECTOR (4 downto 0);
103
               ReadReg2 : in STD_LOGIC_VECTOR (4 downto 0);
WriteReg : in STD_LOGIC_VECTOR (4 downto 0);
104
105
              WriteData: in STD LOGIC VECTOR (31 downto 0);
106
107
              RegWrite : in STD LOGIC;
              ReadDatal : out STD_LOGIC_VECTOR (31 downto 0);
108
              ReadData2 : out STD_LOGIC_VECTOR (31 downto 0);
109
              CLK : in STD LOGIC);
110
111 end component;
112 component ShiftLeft is
       Port ( Inshift : in STD LOGIC VECTOR (31 downto 0);
113
              Outshift : out STD_LOGIC_VECTOR (31 downto 0));
114
115 end component;
    component SignExtend32Bit is
116
       Port ( A : in STD_LOGIC VECTOR (15 downto 0):
117
             B : out STD LOGIC VECTOR (31 downto 0));
118
119 end component;
120 --SIGNALS
121 -- PC Signals
122 SIGNAL PC OUT : STD LOGIC VECTOR (31 DOWNTO 0);
123 SIGNAL PC ADDER OUT : STD LOGIC VECTOR (31 DOWNTO 0);
124 SIGNAL PC NEW ADDRESS : STD LOGIC VECTOR (31 DOWNTO 0);
125 -- Instructions
126 SIGNAL INSTRUCTION1: STD LOGIC VECTOR (31 DOWNTO 0);
127 SIGNAL OPCODE CU : STD LOGIC VECTOR (5 DOWNTO 0);
128 SIGNAL RS : STD LOGIC VECTOR (4 DOWNTO 0);
129 SIGNAL RT : STD LOGIC VECTOR (4 DOWNTO 0);
130 SIGNAL RD : STD LOGIC VECTOR (4 DOWNTO 0);
131 SIGNAL FUNCTION FIELD : STD LOGIC VECTOR (5 DOWNTO 0);
132 SIGNAL INST15 0 : STD LOGIC VECTOR (15 DOWNTO 0);
133 SIGNAL REGISTER MUX : STD LOGIC VECTOR (4 DOWNTO 0);
134 -- Regsiter outputs
135 SIGNAL R1 : STD LOGIC VECTOR (31 DOWNTO 0);
136 SIGNAL R2 : STD LOGIC VECTOR (31 DOWNTO 0);
137 -- ALU IN and OUT
138 SIGNAL IMMEDIATE : STD LOGIC VECTOR (31 DOWNTO 0);
139 SIGNAL SHIFTLEFT OUT : STD LOGIC VECTOR (31 DOWNTO 0);
140 SIGNAL R2 IMMEDIATE MUX : STD LOGIC VECTOR (31 DOWNTO 0);
141 SIGNAL ALUCONTROL OUT : STD LOGIC VECTOR (3 DOWNTO 0);
142 SIGNAL ALU RES OUT : STD LOGIC VECTOR (31 DOWNTO 0);
143 SIGNAL ZERO CU : STD LOGIC;
144 --Branch
145 SIGNAL NEW BRANCH : STD LOGIC VECTOR (31 DOWNTO 0);
146 SIGNAL BRANCH CONTROLLER : STD LOGIC;
147 --Memory
148 SIGNAL MEM READ OUT : STD LOGIC VECTOR (31 DOWNTO 0);
149 SIGNAL WRITE REG : STD LOGIC VECTOR (31 DOWNTO 0);
150 --Control Unit
151 SIGNAL REGDST CU : STD LOGIC;
152 SIGNAL BRANCH_CU : STD_LOGIC;
153
     SIGNAL MEMREAD CU : STD LOGIC;
154 SIGNAL MEMTOREG CU : STD LOGIC;
155 SIGNAL MEMWRITE CU : STD LOGIC;
156 SIGNAL ALUSRC_CU : STD LOGIC;
157 SIGNAL REGWRITE CU : STD LOGIC;
158 SIGNAL ALUOP_CU : STD_LOGIC_VECTOR (1 DOWNTO 0);
159
```

# **Port Mapping:**

```
160 begin
161
    -- BREAKING DOWN INSTRUCTION (31 - 0)
162
163 OPCODE CU <= INSTRUCTION1(31 DOWNTO 26);
164 RS <= INSTRUCTION1(25 DOWNTO 21);
165 RT <= INSTRUCTION1(20 DOWNTO 16);
166 RD <= INSTRUCTION1(15 DOWNTO 11);
167 INST15 0 <= INSTRUCTION1(15 DOWNTO 0);
168 FUNCTION FIELD <= INSTRUCTION1 (5 DOWNTO 0);
    -- BRANCH CONTROLLER
169
170 BRANCH CONTROLLER <= (BRANCH CU AND ZERO CU);
     -- CALCULATING NEW ADDRESS OF BRANCH
171
172 PC_BRANCH_ADDRESS : Adder32Bit
       Port MAP ( In1 => PC ADDER OUT,
173
              In2 => SHIFTLEFT OUT,
174
               Sum => NEW BRANCH);
175
176 -
      -CALCULATING PC + 4
177 PC_NEXT_INSTRUCTION : Adder4Bit
       Port MAP ( INPUT1 => PC OUT
178
179
              OUTPUT1 => PC ADDER OUT );
180 -- SELECTING THE NEW BRANCH OR PC+4
181 BRANCH MUX : Mux2 1
       Port MAP ( IN1 => PC ADDER OUT,
182
183
              IN2 => NEW BRANCH,
184
               S => BRANCH CONTROLLER,
               OUTMUX => PC NEW ADDRESS );
185
186
    --FETCHING INSTRUCTION
187
188 INST MEM : InstMem
        Port MAP ( Address => PC OUT ,
189
              Instruction => INSTRUCTION1,
190
              CLK => CLK1);
191
192 -- GETTING IMMEDIATE VALUE
193 SIGN EXTEND : SignExtend32Bit
          Port MAP( A => INST15_0 ,
194
                 B => IMMEDIATE);
195
     --SELECTING FOR WRITE REG
196
197 MUX rEGISTER : MUX 5
          Port MAP ( A => RT ,
198
                  B => RD ,
199
                  OUTM => REGISTER MUX,
200
                  S => REGDST CU);
201
     --GETTING REGISTERS
202
203 REGISTER FILE: RegisterFile
          Port MAP ( ReadReg1 => RS,
204
                  ReadReg2 => RT,
205
206
                  WriteReg => REGISTER MUX,
                  WriteData => WRITE REG,
207
                  ReadDatal => R1,
208
                  ReadData2 => R2,
209
210
                  RegWrite => REGWRITE CU,
                  CLK => CLK1);
211
212
      --GETTING OPERATIONS
213 ALUCONTROL : ALU Control
          Port MAP ( ALUOP => ALUOP CU ,
214
                  FuncField => FUNCTION FIELD
215
216
                  Operation => ALUCONTROL OUT );
      --SELECTING R2 OR IMMEDIATE VALUE
217
218 ALU MUX1 : Mux2 1
         Port MAP( IN1 => R2,
219
                  IN2 => IMMEDIATE,
220
221
                  S => ALUSRC CU,
                  OUTMUX => R2 IMMEDIATE MUX );
222
223
```


```
224 ALU : ALU4Bit
225
          Port MAP( A => R1,
                 B => R2_IMMEDIATE_MUX,
227
                 ALUin => ALUCONTROL_OUT ,
                zero => ZERO CU,
228
                result => ALU RES OUT );
229
230 MEM : MemoryUnit
231
        Port MAP(
                 MemRead => MEMREAD CU,
232
                 MemWrite => MEMWRITE CU,
233
                 Address => ALU_RES_OUT,
234
                 DataWrite => R2,
235
                 DataRead => MEM_READ_OUT,
236
                 CLK => CLK1);
237
238
     -- SELECTING THE DATA TO BE WRITTEN IN THE REGISTER
239
240 MEM_MUX : Mux2_1
         Port MAP( IN1 => ALU_RES_OUT,
241
242
                IN2 => MEM_READ_OUT,
243
                 S => MEMTOREG CU,
                 OUTMUX => WRITE_REG);
244
245 -- SETTING CONTROL UNIT SIGNALS
246 CONTROL_UNIT : Control
247
         Port MAP ( OP => OPCODE_CU ,
                 RegDst => REGDST CU,
248
                 ALUSTC => ALUSTC CU,
249
                MemtoReg => MEMTOREG CU,
250
                RegWrite => REGWRITE_CU,
251
252
                 MemRead => MEMREAD_CU,
                 MemWrite => MEMWRITE CU,
253
                 Branch => BRANCH CU,
254
                ALUOPO => ALUOP_CU(1),
255
                 ALUOP1 => ALUOP_CU(0));
256
257
258 SHIFT_LEFT : ShiftLeft
259
        Port MAP ( Inshift => IMMEDIATE ,
               Outshift => SHIFTLEFT OUT );
260
261
262
263 PC_COUNT : PCCounter
        Port MAP ( Pc_In => PC_NEW_ADDRESS,
264
265
             CLK => CLK1,
               Pc_Out => PC_OUT );
266
267
268 end Behavioral;
```

# Simulation of the Design:

## 1- add \$v0, \$a0, \$a1


This is R-Type Instruction so the operation is the addition of the values in registers \$a0(4) and \$a1(5) and save the result in \$v0(2)

5+7 = x(c) as the simulation shows the operation is made correctly.




# 2- sw \$v0, 8(\$zero)

This I-Type Instruction were the operation is done by calculating the address to which we will save the data of Register \$v0 in the memory by the addition of the offset \*4 with the reference address which is \$zero (As we know from the previous instruction the value in \$v0 is  $$x^0000000c^n$ from 8to 11)$ 



# 3- lw \$a2, 8(\$zero)

This I-Type Instruction were the operation is done by reading the value stored in the memory at Address 8\*4 + \$zero and save it in the register \$a2(6)



# 4- beq \$v0, \$a2, Good\_Processor


This I-Type Instruction were the operation is done by subtracting the values stored in v(X'')0000000c") and a(X'')0000000c") if the result is zero then a new address is calculated by the addition of the immediate value which is sign extended and shifted to the left by 2 bits with the PC+4 signal calculated

(after the 4 clock the address after c is 10 but Because the condition was true the address changed to 14 which is the place where our label refers)



## 5- slt \$s1, \$v0, \$a2

This is R-Type Instruction so the operation is the comparison of the values in registers \$v0(2) and \$a2(6) and if the value of \$v0 is greater than \$a2 then it will set \$s1(17) to be equal 1 this instruction didn't work because the condition of beq was true and caused the sequence of the program to change



## 6- Good\_Processor: sub \$s1, \$a1, \$a0

This is R-Type Instruction so the operation is the Subtraction of the value in registers a1(5) from a0(4) and save the result in a1(17)

7-5 = x(2) as the simulation shows the operation is made correctly

