
UVM FIFO Project



Mahmoud S. Zahran

Table of contents

FIFO Interface
Verification Plan
RTL Bugs Report
UVM Structure and description
Design and UVM codes
Questa snippets
Do File and Source files
Full wave of FIFO
FIFO Coverage report
Assertions table

I. Introduction to FIFO

A First-In, First-Out (FIFO) buffer is a fundamental data structure used in both hardware and software systems to manage data flow. As the name suggests, it operates on a queueing principle where the first piece of data to enter the buffer is also the first to leave, making it ideal for sequential data handling. FIFOs are widely utilized in scenarios that require orderly data transmission and reception, especially where data needs to be processed in the exact order it arrives.


In digital systems, FIFO buffers are essential for temporary data storage and are often implemented in hardware as part of memory structures or as standalone modules. In software, FIFOs can be used in algorithms or operating system-level tasks, such as inter-process communication.

Key Applications of FIFO:

- 1. Data Communication: FIFOs are crucial in buffering data between systems with different clock domains, such as between a processor and a peripheral device, ensuring that data is not lost when speeds differ.
- 2. Networking: In network routers and switches, FIFOs are used to queue packets before forwarding them, managing traffic flow and avoiding data collisions or loss.
- 3. Audio/Video Streaming: FIFO buffers smooth out the streaming of audio and video signals by temporarily holding the data before processing, preventing interruptions due to uneven data transmission.
- 4. Digital Signal Processing (DSP): In signal processing systems, FIFOs manage continuous data flow between different stages of a pipeline to avoid data overwrites or underflows.
- 5. Microprocessor Systems: FIFOs are often used in CPU peripherals (such as UARTs) to queue incoming and outgoing data, enabling efficient data handling and processing.
- 6. Control Systems: In embedded systems, FIFOs help manage sensor data**a** ensure that control loops receive and process input in the correct order.

II. FIFO Interface

Port	Direction	Function
clk	input	Clock signal
rst_n		Active low asynchronous reset
wr_en		Write Enable: If the FIFO is not full, asserting this signal causes data (on data_in) to be written into the FIFO
rd_en		Read Enable: If the FIFO is not empty, asserting this signal causes data (on data_out) to be read from the FIFO
data_in		Write Data: The input data bus used when writing the FIFO.
data_out	output	Read Data: The sequential output data bus used when reading from the FIFO.
full		Full Flag: When asserted, this combinational output signal indicates that the FIFO is full. Write requests are ignored when the FIFO is full, initiating a write when the FIFO is full is not destructive to the contents of the FIFO.
almostfull		Almost Full: When asserted, this combinational output signal indicates that only one more write can be performed before the FIFO is full.
empty		Empty Flag: When asserted, this combinational output signal indicates that the FIFO is empty. Read requests are ignored when the FIFO is empty, initiating a read while empty is not destructive to the FIFO.
almostempty		Almost Empty: When asserted, this output combinational signal indicates that only one more read can be performed before the FFO goes to empty.
overflow		Overflow: This sequential output signal indicates that a write request (wr_en) was rejected because the FIFO is full. Overflowing the FIFO is not destructive to the contents of the FIFO.
underflow		Underflow: This sequential output signal Indicates that the read request (rd_en) was rejected because the FIFO is empty. Under
wr_ack		Write Acknowledge: This sequential output signal indicates that a write request (wr_en) has succeeded.



FIFO IF

III. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	pointers, counter and overflow, underflow will reset	Directed at the start of the sim, then randomized with constraint that drives reset to be off most of the sim time	-	immediate assertion to check the reset functionality
FIFO_2	When wr_en and rd_en are high and the fifo is empty, the priorty is to write to fifo	Randomization under constraint on wr_en to be high 70% of the time and rd_en to be high 30% of the time	coverpoints wr_en and rd_e n and cross cover with empty and full signals	concurent assertion to check count is increased
FIFO_3		Randomization under constraint on wr_en to be high 70% of the time and rd_en to be high 30% of the time	coverpoints wr_en and rd_en and cross cover with empty and full signals	concurent assertion to check count is decreased
FIFO_4	When wr_en is high and rd_en is low and the fifo is not full, write operation is done	Randomization under constraint on wr_en to be high 70% of the time	cross cover between wr_en and full signal	concurent assertion to check count is increased, self check using reference model
FIFO_5	When wr_en is low and rd_en is high and the fifo is not empty, read operation is done	Randomization under constraint on wr_en to be high 30% of the time	cross cover between rd_en and empty signal	concurent assertion to check count is decreased, self check using reference model
FIFO_6	When count is equal to depth - 1		cross cover between almostfull and wr_en and rd_en	immediate assertion to check almostfull is high, self check using reference model
FIFO_7	When count is equal to 1		cross cover between almostempty and wr_en and rd en	immediate assertion to check almostempty is high, self check using reference model
FIFO_8	When wr_en is high and fifo is not full. wr ack is high		cross cover between wr_ack and wr en and rd en	concurent assertion to check wr_ack is high, self check using reference model
FIFO_9	When wr_en is high and fifo is full, overflow is high		cross cover between overflow and wr_en and rd_en	concurent assertion to check overflow is high, self check using reference model
FIFO_10	When rd_en is high and fifo is empty, underflow is high		cross cover between underflow and wr_en and rd_en	concurent assertion to check underflow is high, self check using reference model
FIFO_11	When count = depth, fifo is full		cross cover between full and wr_en and rd_en	immediate assertion to check full is high, self check using reference model
FIFO_12	When count = 0, fifo is empty		cross cover between empty and wr_en and rd_en	immediate assertion to check empty is high, self check using reference model
FIFO_13	data_in	Randomized during the simulation	<u> </u>	

IV. RTL Bugs Report

1.

Original design

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        wr_ptr <= 0;
end</pre>
```

Modified design

```
if (!f_if.rst_n) begin
  wr_ptr <= 0;
  f_if.overflow <= 0; // reset overflow signal
  f_if.wr_ack <= 0; // reset wr_ack signal
end</pre>
```

2.

Original design

```
always @(posedge clk or negedge rst_n) begin
if (!rst_n) begin
rd_ptr <= 0;
end
```

Modified design

```
if (!f_if.rst_n) begin
   rd_ptr <= 0;
   f_if.underflow <= 0; // reset underflow signal
end</pre>
```

3. Original design

```
assign underflow = (empty && rd_en)? 1 : 0;
```

Modified design

```
else begin
  if (f_if.empty && f_if.rd_en) // make underflow signal sequential
  | f_if.underflow <= 1;
  else
  | f_if.underflow <= 0;
end</pre>
```

4.

Original design

```
assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
```

Modified design

assign f_if.almostfull = (count == f_if.FIF0_DEPTH-1) ? 1 : 0; // modify the almostfull signal to match design specs

5.

Original design

```
else begin
    if (({wr_en, rd_en} == 2'b10) && !full)
        count <= count + 1;
    else if (({wr_en, rd_en} == 2'b01) && !empty)
        count <= count - 1;
end</pre>
```

Modified design

```
else begin

if ({f_if.wr_en, f_if.rd_en} == 2'b10 && !f_if.full)


| count <= count + 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b01 && !f_if.empty)

| count <= count - 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b11 && f_if.full) // add unhandled case

| count <= count - 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b11 && f_if.empty) // add unhandled case

| count <= count + 1;
end</pre>
```

V. UVM Structure and description



UVM flow of FIFO

- 1. FIFO_top: root of the hierarchy, instantiate the design, interface and bind assertions, generate the clock, set the interface into the database and finally run the test
- 2. Config. Database: a shared database between all components
- 3. Config. Object: an object that holds configuration settings and parameters for components.
- 4. FIFO_test: here we build the environment, config, and different sequences like reset sequence and other scenarios, get the virtual interface from the database and put into container and set it into database again, in run phase we raise objection and run all the different sequences then drop objection
- 5. FIFO_sequence: core stimulus of any verification plan, made up of several sequence items, parametrized class by type, when sequence starts it tells the sequencer it has data to produce then the sequencer waits for the driver to pull data by telling get_next_item(); then sequencer take the data from the sequence to driver when finish_item means sequence is ready to be sent. In FIFO project I have created many sequences
 - Reset sequence
 - Write and read randomly
 - Write only no read
 - > Read only no write
 - Write to the FIFO until it is full, then start reading until the FIFO is empty
 - Full sequence: write to the FIFO and continue writing after it is fills up to check overflow
 - Empty sequence: read from the FIFO and continue reading after it sempty to check underflow
- 6. FIFO_seq_item: data field to communicate with the design, randomized data generated, constraints is added to stimulus
- 7. FIFO_env: build agent, scoreboard, and coverage collector and connect analysis port of agent to scoreboard an coverage collector exports
- 8. FIFO_agent: build sequencer, driver, and monitor, get the config. Object from database, create agent analysis port connect driver virtual interface and monitor interface to cofig. Object virtual interface, connect driver port to sequencer export and mon analysis port to agent analysis port
- 9. FIFO_sequencer: generate transactions as class objects and sends it to the driver (acting as fifo)

- 10. FIFO_driver: pulls the data from the sequence by get_next_item(); as mentioned above, drive the sequence item in the run phase task using te virtual interface
- 11. FIFO_monitor: capture signal information from the design ports and translate it into seq items then broadcasts those sequence items analysis components like scoreboard and coverage collector
- 12. FIFO_scoreboard: receives seq items from the monitor, check them using reference model and compare them with design outputs, build analysis put and export and connect them, finally report phase to report correct and wrong transactions
- 13. FIFO_coverage: receives seq items from the monitor, sample the data telefor functional coverage, buil analysis port and export and connect them

VI. Design and UVM codes

1. FIFO_top

2. FIFO interface

```
interface FIFO_if (clk);
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
input bit clk;
logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
bit [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;

modport DUT (input data_in, wr_en, rd_en, clk, rst_n,
output full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
endinterface //FIFO_if
```

3. Modified design

```
dule FIFO(FIFO_if.DUT f_if);
 localparam max_fifo_addr = $clog2(f_if.FIFO_DEPTH);
 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
 reg [max_fifo_addr:0] count;
 always @(posedge f_if.clk or negedge f_if.rst_n) begin
if (!f_if.rst_n) begin
      wr_ptr <= 0;
      f_if.overflow <= 0; // reset overflow signal</pre>
      f_if.wr_ack <= 0; // reset wr_ack signal</pre>
   else if (f_if.wr_en && count < f_if.FIFO_DEPTH) begin</pre>
      mem[wr_ptr] <= f_if.data_in;</pre>
      f_if.wr_ack <= 1;
     wr_ptr <= wr_ptr + 1;
     f if.wr ack <= 0;
      if (f_if.full && f_if.wr_en)
       f if.overflow <= 1;
        f_if.overflow <= 0;
 always @(posedge f_if.clk or negedge f_if.rst_n) begin
   if (!f_if.rst_n) begin
     rd_ptr <= 0;
      f_if.underflow <= 0; // reset underflow signal</pre>
  end
else if (f_if.rd_en && count != 0) begin
    f_if.data_out <= mem[rd_ptr];</pre>
    if (f_if.empty && f_if.rd_en) // make underflow signal sequential
      f_if.underflow <= 1;
     else
      f_if.underflow <= 0;
always @(posedge f_if.clk or negedge f_if.rst_n) begin if (!f_if.rst_n) begin
   count <= 0;
    count <= count + 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b01 && !f_if.empty)</pre>
     else if ({f_if.wr_en, f_if.rd_en} == 2'b11 && f_if.full) // add unhandled case
    count <= count - 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b11 && f_if.empty) // add unhandled case</pre>
  count <= count + 1;
enu
// flags operations
assign f_if.full = (count == f_if.FIFO_DEPTH) ? 1 : 0;
assign f_if.empty = (count == 0) ? 1 : 0;
assign f_if.almostfull = (count == f_if.FIFO_DEPTH-1) ? 1 : 0; // modify the almostfull signal to match design specs
assign f_if.almostempty = (count == 1) ? 1 : 0;
```

4. FIFO config

5. FIFO test

```
package FIFO_test_pkg;
import FIFO_enm_pkg::;
import FIFO_config_pkg::;
import FIFO_config_pkg::;
import FIFO_mrite_nead_sequence_pkg::*;
import FIFO_mrite_nead_sequence_pkg::*;
import FIFO_mrite_nead_sequence_pkg::*;
import FIFO_full_sequence_pkg::*;
import FIFO_ently_sequence_pkg::*;
import FIFO_ently_sequence_pkg::*;
import FIFO_ently_sequence_pkg::*;
import FIFO_rest_sequence_pkg::*;
import FIFO_rest_sequence_wfito_seq;
FIFO_unite_end_sequence_wfito_seq;
FIFO_unite_end_sequence_wfito_seq;
FIFO_unite_end_sequence_wfito_seq;
FIFO_rest_sequence_rest_seq;
FIFO_rest_sequence_rest_seq;
FIFO_rest_sequence_rest_seq;
FIFO_ently_sequence_wfito_seq;
import_import_import_sequence_wfito_seq;
import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_import_impor
```

```
`uvm_info("run_phase", "Full Sequence Generation Started", UVM_LOW)
full_seq.start(env.agt.sqr);
`uvm_info("run_phase", "Full Sequence Generation Ended", UVM_LOW)

`uvm_info("run_phase", "Empty Sequence Generation Started", UVM_LOW)
empty_seq.start(env.agt.sqr);
`uvm_info("run_phase", "Empty Sequence Generation Ended", UVM_LOW)
phase.drop_objection(this);
endtask: run_phase
endclass
: FIFO_test
endpackage
```

6. FIFO_sequences

> Reset sequence

```
package FIFO_reset_sequence_pkg;
import VIFO_seq_item_pkg::*;
import VIVI pkg::*;
'include "uvm_macros.svh"

class FIFO_reset_sequence extends uvm_sequence #(FIFO_seq_item);
'uvm_object_utils(FIFO_reset_sequence);
FIFO_seq_item seq_item;

/ function new(string name = "FIFO_reset_sequence");
    super.new(name);
endfunction

task body;
seq_item = FIFO_seq_item::type_id::create("seq_item");
start_item(seq_item);
seq_item.rst_n = 0;
seq_item.ur_en = 0;
seq_item.ur_en = 0;
seq_item.data_in = 0;
finish_item(seq_item);
enddask
endclass
endpackage
```

Write and read sequence

Write only sequence

> Read only sequence

Write then read sequence

```
package FIFO_write_then_read_sequence_pkg;
import FIFO_seq_item_pkg::*;
import uvm_pkg::*;
'include 'uvm_macros.svb''
class FIFO_write_then_read_sequence extends uvm_sequence #(FIFO_seq_item);
'vvm_object_utils(FIFO_write_then_read_sequence);
FIFO_seq_item_seq_item;
function new(string_name - "FIFO_write_then_read_sequence");
supen.new(name);
endfunction

task body;
repeat (8) begin
seq_item = FIFO_seq_item::type_id::create("seq_item");
start_item(seq_item);
assert(seq_item);
end
repeat (8) begin
seq_item = FIFO_seq_item::type_id::create("seq_item");
start_item(seq_item);
assert(seq_item.);
assert(seq_item.);
assert(seq_item.);
finish_item(seq_item.);
assert(seq_item.);
finish_item(seq_item.);
finish_item(seq_item.);
finish_item(seq_item.);
finish_item(seq_item.);
finish_item(seq_item.);
finish_item(seq_item.);
end
endtask
endclass
endpackage
```

> Full sequence

Empty sequence

7. FIFO seq item

```
package FIFO_seq_item_pkg;
import_vmm_pkg::*,
impor
```

8. FIFO env

```
package FIFO_env_pkg;
import FIFO_scoreboard_pkg::*;
import FIFO_coverage_pkg::*;
import FIFO_agent_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
`uvm_component_utils(FIFO_env)
FIFO_agent agt;
FIFO_coverage cov;
function new(string name = "FIFO_env", uvm_component parent = null);
    super.new(name, parent);
function void build_phase(uvm_phase phase);
super.build_phase(phase);
agt = FIFO_gent::type_id::create("agt", this);
sb = FIFO_scoreboard::type_id::create("sb", this);
cov = FIF0_coverage::type_id::create("cov", this);
endfunction: build_phase
function void connect_phase(uvm_phase phase);
super.connect_phase(phase);
agt.agt_ap.connect(sb.sb_export);
agt.agt_ap.connect(cov.cov_export);
endfunction: connect phase
endpackage
```

9. FIFO agent

```
package FIFO_agent_pkg;
import FIFO_config_pkg:*;
import FIFO_diver_pkg:*;
import FIFO_diver_pkg:*;
import FIFO_moniton_pkg::*;
import FIFO_sequence_pkg:*;
include "uvm_macros.swh"
class FIFO_dagent extends uvm_agent;
'uvm_component_utils(FIFO_agent)

FIFO_sequence scp;
FIFO_config_FIFO_Cfg;
FIFO_config_FIFO_Cfg;
FIFO_moniton_exc;
uvm_analysis_port #(FIFO_seq_item) agt_ag;
vfunction new(string name = "FIFO_agent", uvm_component parent = null);
super.new(name, parent);
endfunction
function void build_phase(uvm_phase phase);
super.build_phase(phase);
if(luvm_config_db #(FIFO_config)::get(this,"", "CFG", FIFO_cfg)) begin
'uvm_fatal('build_phase", "Driver - Unable to get configuration object");
end
driver = FIFO_driver::type_idi:create("far", this);
end = FIFO_sequencer::type_idi:create("far", this);
end = FIFO_sequencer::type_idi:create("far", this);
end = FIFO_sequencer::type_idi:create("far", this);
end = FIFO_sequencer::type_idi:create("far", this);
end function: build_phase

function void connect_phase(num_phase phase);
super.connect_phase(phase);
driver.seq_them_ort_connect(sqn_seq_item_export);
mon.mon_ap.connect(agt_ap);
endfunction: connect_phase
endclass
endclass
endpackage
```

10. FIFO sequencer

```
package FIFO_sequencer_pkg;
import FIFO_seq_item_pkg::*;
import vwm_pkg::*;
import uvm_pkg::*;
include "uvm_across.svh"
class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
'uvm_component_utils(FIFO_sequencer);

function new(string name = "FIFO_sequencer", uvm_component parent = null);
    super.new(name, parent);
endfunction

endclass
endpackage
```

11. FIFO_driver

```
package FIFO_driver_pkg;
import FIFO_seq_item_pkg::*;
import FIFO_seq_item_pkg::*;
import IFO_seq_item_pkg::*;
include "uvm_macros.svh"
class FIFO_driver extends uvm_driver #(FIFO_seq_item);
'uvm_component_utils(FIFO_driver)

virtual FIFO_if FIFO_vif;
FIFO_seq_item stim_seq_item;

function new(string name = "FIFO_driver", uvm_component parent = null);
super.new(name, parent);
endfunction

task rum_phase(uvm_phase phase);
super.rum_phase(uvm_phase phase);
super.rum_phase(phase);

forever begin

stim_seq_item = FIFO_seq_item::type_id::create("stim_seq_item");
seq_item_port.get_next_item(stim_seq_item);
FIFO_vif.nst_n = stim_seq_item.nst_n;
FIFO_vif.nst_n = stim_seq_item.nd_en;
FIFO_vif.nd =n stim_seq_item.nd_en;
FIFO_vif.nd =n stim_seq_item.nd =n;
FIFO_vif.nd =n stim_
```

12. FIFO monitor

13. FIFO_scoreboard

```
ab_export_commect(sb_fife.analysis_export);
endfunction: connect_phase
task run_phase(phase);
form.trun_phase(phase);
form.trun_phase(phase(phase));
form.trun_phase(phase(phase));
form.trun_phase(phase(phase));
form.trun_phase(phase(phase));
form.trun_phase(phase(phase(phase));
form.trun_phase(phase(phase(phase(phase)));
form.trun_phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phase(phas
```

```
begin //read

if (iseq_item_chk.rst_n) begin
empty_ref = 1;
underflow_ref = 0;
almostempty_ref = 0;
almostempty_ref = 0;
almostempty_ref = 0;
almostempty_ref = me_queue.pop_front();
and else begin
underflow_ref = (empty_ref && seq_item_chk.rd_en) ? 1 : 0;
and

joid
if (iseq_item_chk.rst_n) begin // count
count = 0;
end else if (seq_item_chk.w_en && iseq_item_chk.rd_en && impty_ref) begin
count = count + 1;
end else if (iseq_item_chk.w_en && seq_item_chk.rd_en && impty_ref) begin
count = count + 1;
end else if (seq_item_chk.w_en && seq_item_chk.rd_en && full_ref) begin
count = count + 1;
end else if (seq_item_chk.w_en && seq_item_chk.rd_en && full_ref) begin
count = count + 1;
end else if (seq_item_chk.w_en && seq_item_chk.rd_en && empty_ref) begin
count = count + 1;
end
else if (seq_item_chk.w_en && seq_item_chk.rd_en && empty_ref) begin
count = count + 1;
end
else if (seq_item_chk.w_en && seq_item_chk.rd_en && empty_ref) begin
indicate
for (count = FIFO_DEPIN ) 1 : 0;
almostfull_ref = (count = FIFO_DEPIN - 1) ? 1 : 0;
almostfull_ref = (count = FIFO_DEPIN - 1) ? 1 : 0;
almostfull_ref = (count = FIFO_DEPIN - 1) ? 1 : 0;
indicate
indicate
indicates
i
```

14. FIFO coverage

```
import FIFO_seq_item_pkg::*;
class FIFO_coverage extends uvm_component;
 'uvm_component_utils(FIFO_coverage)
uvm_analysis_export #(FIFO_seq_item) cov_export;
uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
FIFO_seq_item_seq_item_cov;
      covergroup FIFO_cvgr;
      rd en cp:
      Touch; coverpoint seq_item_cov.full;
empty_cp: coverpoint seq_item_cov.empty;
almostfull_cp: coverpoint seq_item_cov.almostfull;
      full cp:
      almostempty_cp: coverpoint seq_item_cov.almostempty;
     overflow_cp: coverpoint seq_item_cov.overflow;
underflow_cp: coverpoint seq_item_cov.underflow;
wr_ack_cp: coverpoint seq_item_cov.wr_ack;
     wr_empty: cross wr_en_cp, empty_cp;
wr_almostfull: cross wr_en_cp, almostfull_cp;
      wr_almostempty: cross wr_en_cp, almostempty_cp;
wr_overflow: cross wr_en_cp, overflow_cp{
           ignore\_bins \ wr\_en0\_overflow1 = !binsof(wr\_en\_cp) \ intersect\{1\} \ \&\& \ binsof(overflow\_cp) \ intersect\{1\};
      wr_underflow: cross wr_en_cp, underflow_cp;
wr_wr_ack: cross wr_en_cp, wr_ack_cp{
            ignore_bins wr_en0_wr_ack1 = !binsof(wr_en_cp) intersect{1} && binsof(wr_ack_cp) intersect{1};
                           cross rd_en_cp, full_cp{
           ignore_bins rd_en1_full1 = binsof(rd_en_cp) intersect{1} && binsof(full_cp) intersect{1};
```

```
rd empty:
                         cross rd_en_cp, empty_cp;
    rd_empty: cross rd_en_cp, empty_cp;
rd_almostfull: cross rd_en_cp, almostfull_cp;
rd_almostempty: cross rd_en_cp, almostempty_cp;
    rd_overflow: cross rd_en_cp, overflow_cp;
rd_underflow: cross rd_en_cp, underflow_cp{
         ignore\_bins \ rd\_en0\_underflow1 = !binsof(rd\_en\_cp) \ intersect\{1\} \ \&\& \ binsof(underflow\_cp) \ intersect\{1\}; \\
    rd wr ack: cross rd en cp, wr ack cp;
    FIFO_cvgr = new();
  unction void build_phase(uvm_phase phase);
  uper.build_phase(phase);
cov_export = new("cov_export", this);
cov_fifo = new("cov_fifo", this);
 endfunction: build_phase
 unction void connect_phase(uvm_phase phase);
  uper.connect_phase(phase);
cov_export.connect(cov_fifo.analysis_export);
task run_phase(uvm_phase phase);
 uper.run_phase(phase);
FIFO cvgr.sample();
  ndpackage
```

15. Assertions

```
odule FIFO_SVA(FIFO_if.DUT f_if)
  always_comb begin
if([f_if.rst_n) begin
reset_assert: assert final([DUT.wr_ptr && !DUT.rd_ptr && !DUT.count);
reset_cover: cover final([DUT.wr_ptr && !DUT.rd_ptr && !DUT.count);
  if(f_if,rst_n && (DUT.count== f_if.FIFO_DEPTH)) begin
full_flag_assert: assert final(f_if.full && !f_if.empty && !f_if.almostempty && !f_if.almostfull);
full_flag_cover: cover final(f_if.full && !f_if.empty && !f_if.almostempty && !f_if.almostfull);
  if(f_if.rst_n && (OUT.count== f_if.FIFO_DEPTH-1)) begin almostfull_flag_assert: assert final(f_if.almostfull && !f_if.empty && !f_if.almostempty && !f_if.full); almostfull_flag_cover: cover final(f_if.almostfull && !f_if.empty && !f_if.almostempty && !f_if.full);
  if(f if.st_n && (DUT.count== 0)) begin
empty_flag_assert: assert final(f_if.empty && !f_if.almostempty && !f_if.full && !f_if.almostfull);
empty_flag_acover: cover final(f_if.empty && !f_if.almostempty && !f_if.full && !f_if.almostfull);
  if(f_if.rst_n && (OUT.count== 1)) begin
almostempty_flag_assert: assert final(f_if.almostempty && !f_if.empty && !f_if.full && !f_if.almostfull);
almostempty_flag_cover: cover final(f_if.almostempty && !f_if.empty && !f_if.full && !f_if.almostfull);
  Property overflow flag;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.full && f_if.wr_en) |=> f_if.overflow;
  endproperty
overflow_flag_assert: assert property(overflow_flag);
sweetlow_flag_cover: cover_property(overflow_flag);
  //underflow
property underflow_flag;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.empty && f_if.rd_en) |=> f_if.underflow;
endproperty
underflow_flag_assert: assert property(underflow_flag);
underflow_flag_cover: cover_property(underflow_flag);
  property wr_ack_high;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && DUT.count< f_if.FIFO_DEPTH) |=> f_if.wr_ack;
  endproperty
wr_ack_high_flag_assert: assert property(wr_ack_high);
wr_ack_high_flag_cover: cover property(wr_ack_high);
  property wr_ack_low;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && f_if.full) |=> !f_if.wr_ack;
  endproperty
wr_ack_low_flag_assert: assert property(wr_ack_low);
wr_ack_low_flag_cover: cover property(wr_ack_low);
  property write_op;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && !f_if.rd_en && !f_if.full) |-> $past(DUT.count+ 1'b1);
  endproperty
write_op_assert: assert property(write_op);
write_op_cover: cover property(write_op);
  property read.op;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (!f_if.wr_en && f_if.rd_en && !f_if.empty) |=> (DUT.count+ 1'b1);
  read_op_assert: assert property(read_op);
read_op_cover: cover property(read_op);
property write_pri;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && f_if.rd_en && f_if.full) |=> (DUT.count+ 1'b1);
endproperty
write_pri_assert: assert property(write_pri);
write_nri_cover: cover_property(write_pri);
property read_pri;
@(posedge f_if.clk) disable iff(lf_if.rst_n) (f_if.wr_en && f_if.rd_en && f_if.empty) |=> $past(DUT.count+ 1'b1);
property read_ptr;

@(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.rd_en && (DUT.count != 0)) |=> (DUT.rd_ptr == ($past(DUT.rd_ptr) + 1) % f_if.FIFO_DEPTH);
@(poseage ;
endproperty
read_ptr_assert: assert property(read_ptr);
read_ptr_assert: assert property(read_ptr);
@(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.wr_en && (DUT.count < f_if.FIFO_DEPTH)) |=> (DUT.wr_ptr == ($past(DUT.wr_ptr) + 1) % f_if.FIFO_DEPTH);
endproperty
write_ptr_assert: assert property(write_ptr);
write_ptr_cover: cover property(write_ptr);
```

VII. Questa snippets

1. Report of the results

```
UM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) 8 0: reporter [Questa_UVM] QUESTA_UVM-1.2.3

UMM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) 8 0: reporter [Questa_UVM] questa_uvm::init(all)

UMM_INFO So: reporter [RMST] Running test FIFO_test...

UMM_INFO FIFO_test.sv(26) 8 0: uvm_test_top [rum_phase] Reset Asserted

' cometa_UVM_INFO Endought (uvm_test_top [rum_phase] Reset Asserted

' cometa_UVM_INFO Endought (uvm_test_top [rum_phase] Reset Deserted

' uvm_config_dbe(uvm_test_top) [rum_thase] Reset Deserted

' uvm_tonfig_dbe(uvm_test_top) [rum_thase] Write_read_Sequence Generation Started

' uvm_tonfig_dbe(uvm_test_top) [rum_thase] Write_sequence Generation Inded

' uvm_tonfig_dbe(uvm_test_top) [rum_thase] Write_sequence Generation Inded

' uvm_tonfig_top) [rum_thase] Reset Deserted


' uvm_tonfig_top) [rum_thase] [ru
```

2. Each UVM sequence waveform


Write and read sequence




Write only sequence




> Read only sequence




> Write then read sequence



Full sequence



> Empty sequence



3. Coverage snippets


> Assertions passed

		•										
/FIFO_empty_sequence_pkg::FIFO_empty_sequence::body/#ublk#67718807#	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())	✓
/FIFO_empty_sequence_pkg::FIFO_empty_sequence::body/#ublk#67718807#	Immediate	SVA	on	0	1	-	-	-		off	assert (randomize())	1
/FIFO_full_sequence_pkg::FIFO_full_sequence::body/#ublk#123788807#15/im	Immediate	SVA	on	0	1	-	-	-		off	assert (randomize())	1
/FIFO_full_sequence_pkg::FIFO_full_sequence::body/#ublk#123788807#26/im	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())	1
/FIFO_write_then_read_sequence_pkg::FIFO_write_then_read_sequence::bod	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())	/
/FIFO_write_then_read_sequence_pkg::FIFO_write_then_read_sequence::bod	Immediate	SVA	on	0	1	-	-	-		off	assert (randomize())	1
/FIFO_write_only_sequence_pkg::FIFO_write_only_sequence::body/#ublk#392	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())	1
/FIFO_read_only_sequence_pkg::FIFO_read_only_sequence::body/#ublk#1805	Immediate	SVA	on	0	1	-	-	-		off	assert (randomize())	1
/FIFO_write_read_sequence_pkg::FIFO_write_read_sequence::body/#ublk#33	Immediate	SVA	on	0	1	-	-	-		off	assert (randomize())	1
▲ /FIFO_top/DUT/FIFO_SVA_INSTA/reset_assert	Immediate	SVA	on	0	1	-	-	-	-	off	assert (!DUT.wr_ptr&!DUT.rd_ptr&	1
▲ /FIFO_top/DUT/FIFO_SVA_INSTA/full_flag_assert	Immediate	SVA	on	0	1	-	-	-	-	off	assert (f_if.full&~f_if.empty&~f_if	1
▲ /FIFO_top/DUT/FIFO_SVA_INSTA/almostfull_flag_assert	Immediate	SVA	on	0	1	-	-	-		off	assert (f_if.almostfull&~f_if.empty	1
▲ /FIFO_top/DUT/FIFO_SVA_INSTA/empty_flag_assert	Immediate	SVA	on	0	1	-	-	-		off	assert (f_if.empty&~f_if.almostem	1
▲ /FIFO_top/DUT/FIFO_SVA_INSTA/almostempty_flag_assert	Immediate	SVA	on	0	1	-	-	-	-	off	assert (f_if.almostempty&~f_if.em	1
/FIFO_top/DUT/FIFO_SVA_INSTA/overflow_flag_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.dk) disable	1
▲ /FIFO_top/DUT/FIFO_SVA_INSTA/underflow_flag_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.dk) disable	1
/FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_high_flag_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.dk) disable	1
▲ /FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_low_flag_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.dk) disable	/
/FIFO_top/DUT/FIFO_SVA_INSTA/write_op_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.dk) disable	1
/FIFO_top/DUT/FIFO_SVA_INSTA/read_op_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.dk) disable	1
/FIFO_top/DUT/FIFO_SVA_INSTA/write_pri_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.dk) disable	1
/FIFO_top/DUT/FIFO_SVA_INSTA/read_pri_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.dk) disable	/
▲ /FIFO_top/DUT/FIFO_SVA_INSTA/read_ptr_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.dk) disable	1
▲ /FIFO_top/DUT/FIFO_SVA_INSTA/write_ptr_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.dk) disable	1

Cover directives

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/FIFO_top/DUT/FIFO_SVA_INSTA/reset_cover	SVA	1	Off	301	1	Unli	1	100%		I √	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/full_flag_cover	SVA	1	Off	1568	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/almostfull_flag_cov	. SVA	√	Off	1858	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/empty_flag_acover	SVA	1	Off	320	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/almostempty_flag	SVA	1	Off	244	1	Unli	1	100%		/	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/overflow_flag_cov	SVA	1	Off	12391	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/underflow_flag_co	SVA	√	Off	9842	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_high_flag	SVA	1	Off	4277	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_low_flag_c	SVA	1	Off	12391	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/write_op_cover	SVA	1	Off	3266	1	Unli	1	100%		-	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/read_op_cover	SVA	1	Off	904	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/write_pri_cover	SVA	1	Off	963	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/read_pri_cover	SVA	1	Off	32	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/read_ptr_cover	SVA	1	Off	2846	1	Unli	1	100%		/	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/write_ptr_cover	SVA	1	Off	4277	1	Unli	1	100%		V	0	0	0 ns	0

Covergroups



> If signals toggle



Branch coverage

Statement coverage

```
Salements by watere (FFFO_topDUT)


| Salways & possedge f_if.clk or negedge f_if.sal_n) begin |
| Salways & possedge f_if.clk or negedge f_if.sal_n) begin |
| Salways & possedge f_if.clk or negedge f_if.sal_n) begin |
| Salways & possedge f_if.clk or negedge f_if.sal_n) begin |
| Salways & possedge f_if.sal_n) begin |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
| Salways & possedge f_if.sal_n on the mening by part | |
```

VIII. Do File and source files

```
vlib work
vlog -f src_FIFO_files.txt -mfcu +define+SIM +cover
vsim -voptargs=+acc work.FIFO_top -classdebug -uvmcontrol=all -cover
add wave /FIFO_top/f_if/*
coverage save FIFO_top.ucdb -onexit
run -all
quit -sim
vcover report FIFO_top.ucdb -details -annotate -all -output FIFO_coverage_rpt.txt
```

```
src_FIFO_files - Notepad
File Edit Format View Help
FIFO.sv
FIFO_agent.sv
FIFO_config.sv
FIFO coverage.sv
FIFO driver.sv
FIFO env.sv
FIFO if.sv
FIFO_monitor.sv
FIFO_reset_sequence.sv
FIFO_write_read_sequence.sv
FIFO_write_then_read_sequence.sv
FIFO write only sequence.sv
FIFO_read_only_sequence.sv
FIFO_full_sequence.sv
FIFO_empty_sequence.sv
FIFO scoreboard.sv
FIFO_sequencer.sv
FIFO seg item.sv
FIFO SVA.sv
FIFO_test.sv
FIFO_top.sv
```

IX. Full wave of FIFO



X. FIFO Coverage report

1. Code coverage

> Branch coverage

Branch Coverage:					
Enabled Coverage	Bins	Hits	Misses	Coverage	
Branches	25	25	0	100.00%	
	====Branch De	tails====			

Branch Coverage for instance /FIFO_top/DUT

> Statement coverage

Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	27	27	0	100.00%
	===Statement	Details=		
Statement Coverage for instan	ce /FIFO_top	/DUT		

> Toggle coverage

Toggle Coverage:					
Enabled Coverage	Bins	Hits	Misses	Coverage	
Toggles	86	86	0	100.00%	
	====Toggle De	tails====			====

Toggle Coverage for instance /FIFO_top/f_if --

2. Assertions coverage

Assertions passed

=== Instance: /FIFO_top/DUT/FIFO_SVA_INSTA === Design Unit: work.FIFO_SVA

Assertion Coverage: 15 0 100.00% File(Line) Failure Name Pass Count Count /FIFO_top/DUT/FIFO_SVA_INSTA/reset_assert FIFO SVA.sv(6) 1 /FIFO_top/DUT/FIFO_SVA_INSTA/full_flag_assert FIFO_SVA.sv(14)
/FIFO_top/DUT/FIFO_SVA_INSTA/almostfull_flag_assert FIFO_SVA.sv(19) /FIFO_top/DUT/FIFO_SVA_INSTA/empty_flag_assert FIFO_SVA.sv(24)
/FIFO_top/DUT/FIFO_SVA_INSTA/almostempty_flag_assert 0 FIFO_SVA.sv(29) /FIFO_top/DUT/FIFO_SVA_INSTA/overflow_flag_assert FIFO_SVA.sv(39) 0 /FIFO_top/DUT/FIFO_SVA_INSTA/underflow_flag_assert FIFO_SVA.sv(45) /FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_high_flag_assert FIFO_SVA.sv(51) 0 /FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_low_flag_assert FIFO_SVA.sv(57) 0 /FIFO_top/DUT/FIFO_SVA_INSTA/write_op_assert FIFO_SVA.sv(63) /FIFO_top/DUT/FIFO_SVA_INSTA/read_op_assert FIFO_SVA.sv(69)
/FIFO_top/DUT/FIFO_SVA_INSTA/write_pri_assert 0 1 FIFO_SVA.sv(75) /FIFO_top/DUT/FIFO_SVA_INSTA/read_pri_assert FIFO_SVA.sv(81) 0 1 /FIFO_top/DUT/FIFO_SVA_INSTA/read_ptr_assert FIFO_SVA.sv(87) /FIFO_top/DUT/FIFO_SVA_INSTA/write_ptr_assert FIFO_SVA.sv(93) Branch Coverage:

Cover directives

/FIFO_top/DUT/FIFO_SVA_INSTA/write_ptr_cover

Directive Coverage: Directives

DIRECTIVE COVERAGE:				
Name	Design Design L Unit UnitType	ang Fi	ile(Line) H	its Status
/FIFO_top/DUT/FIFO_SVA_INSTA/reset_cover /FIFO_top/DUT/FIFO_SVA_INSTA/full_flag_c		SVA	FIFO_SVA.sv(7)	301 Covered
	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(15)	1568 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/almostfull_		C) / A	FTF0 5144 (20)	4050.6
/FTFO + /DUT /FTFO SVA TNSTA / (1	FIFO_SVA Verilog	SVA	F1F0_SVA.sv(20)	1858 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/empty_flag_	FIFO SVA Verilog	SVA	ETEO SVA sv(25)	320 Covered
/FIFO top/DUT/FIFO SVA INSTA/almostempty		344	1110_3VA.3V(23)	J20 COVETEU
, 11 o_cop, 501, 11 o_511_113 11, d1 iiio 5 cc iiip cy	FIFO SVA Verilog	SVA	FIFO SVA.sv(30)	244 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/overflow_fl	ag_cover		_ ` ` '	
	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(40)	12391 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/underflow_f				
	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(46)	9842 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_high		6144	ETEO (1/4 /F2)	4077.6
/FIFO top/DUT/FIFO SVA INSTA/wr ack low	FIFO_SVA Verilog	SVA	F1FU_SVA.SV(52)	42// Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/Wr_ack_IOW_	FIFO SVA Verilog	SVA	ETEO SVA sv(58)	12391 Covered
/FIFO top/DUT/FIFO SVA INSTA/write op co	_	240	1110_34A.34(30)	12331 COVERCE
, , ,	FIFO SVA Verilog	SVA	FIFO SVA.sv(64)	3266 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/read_op_cov	er		= ` ` '	
	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(70)	904 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/write_pri_c				
	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(76)	963 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/read_pri_co			5750 SW (00)	30.6
(FIFO + (DUT (FIFO SVA INSTA/	FIFO_SVA Verilog	SVA	F1FU_SVA.sv(82)	32 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/read_ptr_co	FIFO SVA Verilog	CVA	ETEO CVA cv/99)	2016 Covered
/FIFO top/DUT/FIFO SVA INSTA/write ptr c		SVA	LTLO_2AY.2A(00)	2040 Covered
,. 1. 0_cop/boi/i 1 0_3*A_1M3 A/Wi 1ce_pci_c	010			

15

0 100.00%

FIFO_SVA Verilog SVA FIFO_SVA.sv(94) 4277 Covered

3. Functional coverage

Covergroup Coverage:
Covergroups 1 na na 100.00%
Coverpoints/Crosses 23 na na na na
Covergroup Bins 70 70 0 100.00%

VPF / FIFO_coverage_pkg/FIFO_coverage/FIFO_cvgr		70 70					
VPE							
	ergroup		Metric	Goal	Bins	Status	
# Hit:							
# Hit:		ge/FIFO_cvgr	100.00%	100	-	Covered	
No. 100.00%			70	70	-		
# Mit:			0	70	-		
No. 100.00%	% Hit:		100.00%	100	-		
Note: 100.00% 100.00	Coverpoint wr_en_cp		100.00%	100	-	Covered	
Note: 100.00% 100.00			2	2	_		
Covered Cove			0	2	_		
Covered Cove			100 00%	100	_		
Covered 100.08% 100 100.08% 100 100.08% 10			12042	1		Covered	
Covered Cove			17002	1		Covered	
Section 100,00% 100 10			1/002	100	-	Covered	
Section 100,00% 100 10			100.00%	100	-	Covered	
No. 100			2	2	-		
bin auto[1]			0	2	-		
District 1	% Hit:		100.00%	100	-		
District 1	bin auto[0]		17078	1	-	Covered	
# Wift: 100.00% 100	bin auto[1]		12966	1	-	Covered	
With: 100.00% 100	Coverpoint full_cp		100.00%	100	-	Covered	
Milition 100,000 1	covered/total bins:		2	2	_		
S			0	2	_		
bin auto[1]					_		
bin auto[1]			150.00%	100		Covered	
# Mit: 100.00% 100			15911	1	-	Covered	
# Hit:			14133	1	-	Covered	
# Mit: 100.00% 100			100.00%	100	-	Covered	
# Hit:			2	2	-		
Covered 100,00% 100			0	2	-		
Covered 100,00% 100			100.00%	100	-		
Covered 109.00% 109	bin auto[0]		19780	1	-	Covered	
			10264	1	_	Covered	
## SHIT 100.00% 100			100 00%	100		Covered	
## SHIT 100.00% 100			100.00%	200	_	COVERCU	
## SHIT 100.00% 100			2	2	_		
S			400.000	400	-		
Shin auto[0] 29712 1			100.00%	100	-		
Shin auto[0] 29712 1			26983	1	-		
Shin auto[0] 29712 1			3061	1	-		
S	Coverpoint almostempty_cp		100.00%	100	-	Covered	
Shin auto[0] 29712 1	covered/total bins:		2	2	-		
S	missing/total bins:		0	2	_		
Coverpoint overflow_cp			100.00%	100	_		
Coverpoint overflow_cp			29712	1	_	Covered	
Coverpoint overflow_cp	hin auto[1]		332	1			
Coverpoint overflow_cp	C		100 000	100			
Coverpoint overflow_cp							
Coverpoint overflow_CP							
Covered/total bins: 2 2 -				100			
### ### ### ### ### ### ### ### ### ##			100.00%	100	-	Covered	
Missing/total bins:			2	2	-		
bin auto[0] 16683 1			0				
bin auto[1]			100.00%	100	-		
Coverpoint underflow_cp 100.00% 100 Covered covered/total bins: 2 2 - missing/total bins: 0 2 - bin auto[0] 20089 100 - bin auto[1] 9955 1 - Covered Coverpoint w_ack_cp 100.00% 100 - Covered covered/total bins: 0 2 2 - missing/total bins: 0 2 - - bin auto[0] 25720 1 - Covered bin auto[1] 4324 1 - Covered covered/total bins: 4 4 - <td>bin auto[0]</td> <td></td> <td>16683</td> <td>1</td> <td>-</td> <td>Covered</td> <td></td>	bin auto[0]		16683	1	-	Covered	
Coverpoint underflow_cp 100.00% 100 Covered covered/total bins: 2 2 - missing/total bins: 0 2 - bin auto[0] 20089 100 - bin auto[1] 9955 1 - Covered Coverpoint w_ack_cp 100.00% 100 - Covered covered/total bins: 0 2 2 - covered/total bins: 0 2 - - k Hit: 100.00% 100 - - bin auto[1] 4324 1 - Covered covered/total bins: 4 4 - - missing/total bins: 0 4 - - % Hit: 100.00% 100 - - Auto, Default and User Defined Bins: 0 4 - - bin (auto[1], auto[1]> 1029 1 - Covered bin (auto[1], auto[1]> 1203 1	bin auto[1]		13361		-	Covered	
Covered/total bins:			100.00%	100	-	Covered	
S			2	2	_		
S	missing/total bins:		ā	2	_		
bin auto[0]			100 000	100	_		
Din auto[1]			20000	100		C	
Covered Cove	bin auto[0]		20009	1			
Covered/total bins:			9955				
Missing/total bins:			100.00%	100	-	Covered	
Missing/total bins:			2	2	-		
Din auto[1] A324 1 Covered			0	2			
Din auto[1] A324 1 Covered	% Hit:		100.00%	100	-		
Din auto[1]	bin auto[0]				-	Covered	
missing/total bins: 0 4 4 - % Hit: 100.00% 100 - Lovered bin (auto[1], auto[1]) 13104 1 - Lovered bin (auto[1], auto[1]) 1029 1 - Lovered bin (auto[1], auto[1]) 12013 1 - Covered bin (auto[1], auto[1]) 12013 1 - Covered bin (auto[1], auto[1]) 12013 1 - Covered covered/total bins: 4 4 4 - missing/total bins: 9 4 4 - % Hit: 100.00% 100 - Auto, Default and User Defined Bins: bin (auto[1], auto[1]) 170 1 - Covered bin (auto[1], auto[1]) 16832 1 - Covered bin (auto[1], auto[1]) 16832 1 - Covered bin (auto[1], auto[1]) 100.00% 100 - Cross wr_almostfull 100.00% 100 - missing/total bins: 4 4 - missing/total bins: 4 4 - missing/total bins: 9 4 - Min (auto[1], auto[1]) 100.00% 100 - Covered bin (auto[1], auto[1]) 100.00% 100 - Min (auto[1], auto[1]) 100.00% 100 - Lovered bin (auto[1], auto[1]) 100.00% 100 - L			4324	1			
missing/total bins: 0 4 4 - % Hit: 100.00% 100 - Lovered bin (auto[1], auto[1]) 13104 1 - Lovered bin (auto[1], auto[1]) 1029 1 - Lovered bin (auto[1], auto[1]) 12013 1 - Covered bin (auto[1], auto[1]) 12013 1 - Covered bin (auto[1], auto[1]) 12013 1 - Covered covered/total bins: 4 4 4 - missing/total bins: 9 4 4 - % Hit: 100.00% 100 - Auto, Default and User Defined Bins: bin (auto[1], auto[1]) 170 1 - Covered bin (auto[1], auto[1]) 16832 1 - Covered bin (auto[1], auto[1]) 16832 1 - Covered bin (auto[1], auto[1]) 100.00% 100 - Cross wr_almostfull 100.00% 100 - missing/total bins: 4 4 - missing/total bins: 4 4 - missing/total bins: 9 4 - Min (auto[1], auto[1]) 100.00% 100 - Covered bin (auto[1], auto[1]) 100.00% 100 - Min (auto[1], auto[1]) 100.00% 100 - Lovered bin (auto[1], auto[1]) 100.00% 100 - L			100.00%	100			
Note			4	4	_		
Milt: 100.00% 100 -			a	4	_		
Auto, Default and User Defined Bins: bin (auto[1],auto[1]> 18104 1 - Covered bin (auto[0],auto[1]> 1029 1 - Covered bin (auto[1],auto[0]> 3888 1 - Covered bin (auto[0],auto[0]> 12013 1 - Covered Cross wr_empty 100.00% 100 - Covered covered/total bins: 4 4 4 - Missing/total bins: 100.00% 100 - Covered Auto, Default and User Defined Bins: 100.00% 100 - Covered bin (auto[1],auto[1]> 170 1 - Covered bin (auto[1],auto[1]> 10094 1 - Covered bin (auto[1],auto[0]> 16832 1 - Covered bin (auto[1],auto[0]> 16832 1 - Covered covered/total bins: 4 1 - Covered covered/total bins: 4 1 - Covered tin (auto[1],auto[0]> 100.00% 100 - Covered covered/total bins: 4 4 4 - Covered ### Hit: 100.00% 100 - Covered Auto, Default and User Defined Bins: 4 4 4 - Covered ### Hit: 100.00% 100 - Covered ### Auto, Default and User Defined Bins: 100.00% 100 - Covered bin (auto[1],auto[1]> 1993 1 - Covered bin (auto[1],auto[1]> 1068 1 - Covered bin (auto[1],auto[0]> 15009 1 - Covered bin (auto[1],auto[0]> 11974 1 - Covered bin (auto[0],auto[0]> 11974 1 - Covered					_		
bin ⟨auto[1],auto[1]⟩ 13104 1 - Covered bin ⟨auto[0],auto[1]⟩ 1029 1 - Covered bin ⟨auto[0],auto[0]⟩ 3898 1 - Covered bin ⟨auto[0],auto[0]⟩ 12013 1 - Covered Covered Covered bin ⟨auto[0],auto[0]⟩ 12013 1 - Covered Covered Covered Covered Covered Covered Covered Covered Covered bin ⟨auto[0],auto[0]⟩ 100 - Covered Cov			100.00%	100	-		
Cross wr_empty 100.00% 100 - Covered		ed bins:	43404				
Cross wr_empty 100.00% 100 - Covered			13104	1	-	Covered	
Cross wr_empty 100.00% 100 - Covered covered/total bins: 4 4 4 -				1	-	Covered	
Cross wr_empty 100.00% 100 - Covered covered/total bins: 4 4 4 -	bin <auto[1],auto[0]></auto[1],auto[0]>			1	-	Covered	
Cross wr_empty 100.00% 100 - Covered covered/total bins: 4 4 4 -	bin <auto[0],auto[0]></auto[0],auto[0]>			1	-	Covered	
covered/total bins:			100.00%	100	-	Covered	
missing/total bins: 0 4 - % Hit: 100.00% 100 - Auto, Default and User Defined Bins: 170 1 - Covered bin <auto[1],auto[1]> 10094 1 - Covered bin <auto[1],auto[0]> 16832 1 - Covered bin <auto[1],auto[0]> 2948 1 - Covered Cross wr_almostfull 100.00% 100 - Covered covered/total bins: 4 4 - missing/total bins: 0 4 - % Hit: 100.00% 100 - Auto, Default and User Defined Bins: 0 4 - Auto, Default and User Defined Bins: 0 0 - bin <auto[0],auto[1]> 1068 1 - Covered bin <auto[0],auto[1]> 1668 1 - Covered bin <auto[0],auto[0]> 11974 1 - Covered</auto[0],auto[0]></auto[0],auto[1]></auto[0],auto[1]></auto[1],auto[0]></auto[1],auto[0]></auto[1],auto[1]>					-		
<pre>% Hit:</pre>					_		
Auto, Default and User Defined Bins: bin (auto[1],auto[1]> 170 1 - Covered bin (auto[0],auto[1]> 10094 1 - Covered bin (auto[0],auto[0]> 16832 1 - Covered bin (auto[0],auto[0]> 2948 1 - Covered Cross wr_almostful1 100.00% 100 - Covered covered/total bins: 4 4 4 missing/total bins: 9 4 4 - ### Hit: 100.00% 100 - Covered Auto, Default and User Defined Bins: bin (auto[1],auto[1]> 1993 1 - Covered bin (auto[0],auto[1]> 1068 1 - Covered bin (auto[1],auto[0]> 15009 1 - Covered bin (auto[0],auto[0]> 11974 1 - Covered					_		
bin <auto[1],auto[1]> 170</auto[1],auto[1]>		ed Bins:		-50			
bin <auto[0],auto[1]> 10094 1 - Covered bin <auto[1],auto[0]> 16832 1 - Covered bin <auto[1],auto[0]> 2948 1 - Covered covered covered/total bins: 4 - Covered covered/total bins: 9 4 - Covered covered/total bins: 100.00% 100 - Covered bin <auto[1],auto[1]> 100.00% 100 - Covered bin <auto[1],auto[1]> 100.00% 1 - Covered bin <auto[1],auto[1]> 100.00% 1 - Covered bin <auto[1],auto[1]> 15009 1 - Covered bin <auto[1],auto[1]> 11974 1 - Covered</auto[1],auto[1]></auto[1],auto[1]></auto[1],auto[1]></auto[1],auto[1]></auto[1],auto[1]></auto[1],auto[0]></auto[1],auto[0]></auto[0],auto[1]>		cu pillo.	170	1		Covered	
bin <auto[1],auto[0]> 16832 1 - Covered bin <auto[6],auto[0],auto[0]> 2948 1 - Covered Covered Covered Covered 100.00% 100 - Covered Covered Covered Covered 100.00% 100 - Covered Covered Covered 100.00% 100 - Covered 100.00% 100.00% 100 - Covered 100.00% 100</auto[6],auto[0],auto[0]></auto[1],auto[0]>							
bin <auto[0],auto[0]> 2948 1 - Covered Cross wr_almostfull 100.00% 100 - Covered covered/total bins: 4 4 - missing/total bins: 0 4 - % Hit: 100.00% 100 - Auto, Default and User Defined Bins: bin <auto[1],auto[1]> 1993 1 - Covered bin <auto[0],auto[1]> 1068 1 - Covered bin <auto[0],auto[0]> 15009 1 - Covered bin <auto[0],auto[0]> 11974 1 - Covered</auto[0],auto[0]></auto[0],auto[0]></auto[0],auto[1]></auto[1],auto[1]></auto[0],auto[0]>							
Cross wr_almostfull							
Covered/total bins: 4							
covered/total bins: 4 4 - missing/total bins: 9 4 - % Hit: 100.00% 1000 - Auto, Default and User Defined Bins: bin <auto[1],auto[1]> 1993 1 - Covered bin <auto[0],auto[1]> 1068 1 - Covered bin <auto[1],auto[0]> 15009 1 - Covered bin <auto[0],auto[0]> 11974 1 - Covered</auto[0],auto[0]></auto[1],auto[0]></auto[0],auto[1]></auto[1],auto[1]>	Cross wr_almostfull					Covered	
missing/total bins: 0 4 - % Hit: 100.00% 100 - Auto, Default and User Defined Bins: 100.00 - - bin <auto[1],auto[1]> 1993 1 - Covered bin <auto[0],auto[1]> 1068 1 - Covered bin <auto[1],auto[0]> 15009 1 - Covered bin <auto[0],auto[0]> 11974 1 - Covered</auto[0],auto[0]></auto[1],auto[0]></auto[0],auto[1]></auto[1],auto[1]>			4	4	-		
% Hit: 100.00% 100 - Auto, Default and User Defined Bins: bin <auto[1],auto[1]> 1993 1 - Covered bin <auto[0],auto[1]> 1068 1 - Covered bin <auto[1],auto[0]> 15009 1 - Covered bin <auto[0],auto[0]> 11974 1 - Covered</auto[0],auto[0]></auto[1],auto[0]></auto[0],auto[1]></auto[1],auto[1]>							
Auto, Default and User Defined Bins: bin <auto[1], auto[1]=""> 1993 1 - Covered bin <auto[0], auto[1]=""> 1068 1 - Covered bin <auto[1], auto[0]=""> 15009 1 - Covered bin <auto[0], auto[0]=""> 11974 1 - Covered</auto[0],></auto[1],></auto[0],></auto[1],>					_		
bin <auto[1],auto[1]> 1993 1 - Covered bin <auto[0],auto[1]> 1068 1 - Covered bin <auto[1],auto[0]> 15009 1 - Covered bin <auto[0],auto[0]> 11974 1 - Covered</auto[0],auto[0]></auto[1],auto[0]></auto[0],auto[1]></auto[1],auto[1]>		ed Bins:	100.00%	100			
bin <auto[0],auto[1]> 1068 1 - Covered bin <auto[1],auto[0]> 15009 1 - Covered bin <auto[0],auto[0]> 11974 1 - Covered</auto[0],auto[0]></auto[1],auto[0]></auto[0],auto[1]>		cu bins.	1002	4		Covered	
bin <auto[1],auto[0]> 15009 1 - Covered bin <auto[0],auto[0]> 11974 1 - Covered</auto[0],auto[0]></auto[1],auto[0]>							
bin <auto[0], auto[0]=""> 11974 1 - Covered</auto[0],>							
	bin <auto[1],auto[0]></auto[1],auto[0]>						
C1tt 100 00% 100 C	bin <auto[0],auto[0]></auto[0],auto[0]>				-		
	C1++		100 000	100		C	

Cross wr_almostempty	100.00%	100	_	Covered
covered/total bins:	4	4	_	
missing/total bins:	á	4	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:	200100%	200		
bin <auto[1],auto[1]></auto[1],auto[1]>	262	1	_	Covered
bin <auto[0],auto[1]></auto[0],auto[1]>	70	1	_	Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	16740	1	_	Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	12972	1	_	Covered
Cross wr overflow	100.00%	100	_	Covered
covered/total bins:	3	3	_	covered
missing/total bins:	9	3	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:	2001000	200		
bin <auto[1],auto[1]></auto[1],auto[1]>	13361	1	_	Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	3641	ī	_	Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	13042	1	_	Covered
Illegal and Ignore Bins:	13042	-		covered
ignore bin wr en0 overflow1	0		_	ZERO
Cross wr_underflow	100.00%	100	_	Covered
covered/total bins:	4	4	_	covered
missing/total bins:	a	4	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:	1001000	100		
bin <auto[1],auto[1]></auto[1],auto[1]>	39	1	_	Covered
bin <auto[0],auto[1]></auto[0],auto[1]>	9916	1	_	Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	16963	ī	_	Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	3126	1	_	Covered
Cross wr wr ack	100.00%	100	_	Covered
covered/total bins:	3	3	_	covered
missing/total bins:	ā	3	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:	200.000	200		
bin <auto[1],auto[1]></auto[1],auto[1]>	4324	1	_	Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	12678	1	_	Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	13042	ī	_	Covered
Illegal and Ignore Bins:	15012	-		covered
ignore_bin wr_en0_wr_ack1	0		_	ZERO
Cross rd full	100.00%	100	_	Covered
covered/total bins:	3	3	_	2012124
missing/total bins:	ā	3	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[0]></auto[1],auto[0]>	12966	1	_	Covered
bin <auto[0],auto[1]></auto[0],auto[1]>	14133	ī	_	Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	2945	1	_	Covered
Illegal and Ignore Bins:		-		2010.00
ignore_bin_rd_en1_full1	0		_	ZERO
-9				

Cross rd_empty	100.00%	100	-	Covere
covered/total bins:	4	4	-	
missing/total bins:	0	4	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1]></auto[1],auto[1]>	10071	1	-	Covere
bin <auto[0].auto[1]></auto[0].auto[1]>	193	1	-	Covere
bin <auto[1],auto[0]></auto[1],auto[0]>	2895	1	_	Cover
bin <auto[0],auto[0]></auto[0],auto[0]>	16885	1	_	Covere
Cross rd almostfull	100.00%	100	_	Cover
covered/total bins:	4	4	_	
missing/total bins:	ø	4	_	
% Hit:	100.00%	100	_	
Auto. Default and User Defined Bins:	2001000	200		
bin <auto[1],auto[1]></auto[1],auto[1]>	2029	1		Cover
bin <auto[0],auto[1]></auto[0],auto[1]>	1032	i	_	Cover
bin <auto[0],auto[0]></auto[0],auto[0]>	10937	1	_	Cover
bin <auto[1],auto[0]></auto[1],auto[0]>	16046	1		Cover
Cross rd_almostempty	100.00%	100		Cover
covered/total bins:	100.00%	4	-	cover
	9	4		
missing/total bins: % Hit:				
	100.00%	100	-	
Auto, Default and User Defined Bins:				_
bin <auto[1],auto[1]></auto[1],auto[1]>	104	1	-	Cover
bin <auto[0],auto[1]></auto[0],auto[1]>	228	1	-	Cover
bin <auto[1],auto[0]></auto[1],auto[0]>	12862	1	-	Cover
bin <auto[0],auto[0]></auto[0],auto[0]>	16850	1	-	Cover
Cross rd_overflow	100.00%	100	-	Cover
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1]></auto[1],auto[1]>	1230	1	-	Cover
bin <auto[0],auto[1]></auto[0],auto[1]>	12131	1	_	Cover
bin <auto[1],auto[0]></auto[1],auto[0]>	11736	1	-	Cover
bin <auto[0],auto[0]></auto[0],auto[0]>	4947	1	-	Cover
Cross rd_underflow	100.00%	100	-	Cover
covered/total bins:	3	3	-	
missing/total bins:	0	3	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1]></auto[1],auto[1]>	9955	1	_	Cover
bin <auto[1],auto[0]></auto[1],auto[0]>	3011	1		Cover
bin <auto[0],auto[0]></auto[0],auto[0]>	17078	1	_	Cover
Illegal and Ignore Bins:	17070	-		COVCI
ignore bin rd en0 underflow1	a		_	ZERO
Cross rd wr ack	100.00%	100		Cover
covered/total bins:	4	4		Cover
missing/total bins:	0	4		
missing/total bins: % Hit:	100.00%	100		
	100.00%	100	-	
Auto, Default and User Defined Bins:	1000			c
bin <auto[1],auto[1]></auto[1],auto[1]>	1029	1	-	Cover
bin <auto[0],auto[1]></auto[0],auto[1]>	3295	1	-	Cover
bin <auto[1],auto[0]></auto[1],auto[0]>	11937	1	-	Cover
bin <auto[0],auto[0]></auto[0],auto[0]>	13783	1	-	Cover

XI. Assertions table

Feature	Assertion
Whenever the reset asserted, count and pointers reset to zero	<pre>if(!f_if.rst_n) begin reset_assert: assert final(!DUT.wr_ptr CC !DUT.rd_ptr CC !DUT.count);</pre>
Whenever count is equal to fifo_depth, FIFO is full	<pre>if(f_if.rst_n CC (DUT.count== f_if.FIFO_DEPTH)) begin full_flag_assert: assert final(f_if.full CC !f_if.enpty CC !f_if.alnostenpty CC !f_if.alnostfull);</pre>
Whenever count is equal to fifo_depth – 1, FIFO is alnost full	<pre>if(f_if.rst_n CC (DUT.count== f_if.FIFO_DEPTH-1)) begin alnostfull_flag_assert: assert final(f_if.alnostfull CC !f_if.enpty CC !f_if.alnostenpty CC !f_if.full);</pre>
Whenever count is equal to zero, FIFO is enpty	<pre>if(f_if.rst_n CC (DUT.count== 0)) begin enpty_flag_assert: assert final(f_if.enpty CC !f_if.alnostenpty CC !f_if.full CC !f_if.alnostfull);</pre>
Whenever count is equal to 1, FIFO is alnost enpty	<pre>if(f_if.rst_n CC (DUT.count== 1)) begin alnostenpty_flag_assert: assert final(f_if.alnostenpty CC !f_if.enpty CC !f_if.full CC !f_if.alnostfull);</pre>
Whenever FIFO is full and wr_en is high, overflow occurs	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.full CC f_if.wr_en) =» f_if.overflow;
Whenever FIFO is enpty and rd_en is high, underflow occurs	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.enpty CC f_if.rd_en) =» f_if.underflow;
Whenever FIFO is not full and wr_en is high, wr_ack is high	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en CC DUT.count" f_if.FIFO_DEPTH) =» f_if.wr_ack;

Whenever FIFO is full and wr_en is high, wr_ack is zero	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en CC f_if.full) =» !f_if.wr_ack;
Whenever wr_en is high, rd_en is low and FIFO is not full, write operation occurs	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en CC !f_if.rd_en CC !f_if.full) =» \$past(DUT.count+ 1'b1);
Whenever wr_en is low, rd_en is high and FIFO is not enpty, read operation occurs	@(posedge f_if.clk) disable iff(!f_if.rst_n) (!f_if.wr_en CC f_if.rd_en CC !f_if.enpty) =» (DUT.count+ 1'b1);
Whenever wr_en is high, rd_en is high and FIFO is not enpty, read operation takes place	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en CC f_if.rd_en CC f_if.full) =» (DUT.count+ 1'b1);
Whenever wr_en is high, rd_en is high and FIFO is enpty, write operation takes place	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en CC f_if.rd_en CC f_if.enpty) =» \$past(DUT.count+ 1'b1);
Whenever rd_en is high and FIFO is not enpty, Read pointer increases	<pre>@(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.rd_en CC (DUT.count != 0)) =» (DUT.rd_ptr == (\$past(DUT.rd_ptr) + 1) % f_if.FIFO_DEPTH);</pre>
Whenever wr_en is high and FIFO is not full, Write pointer increases	<pre>@(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.wr_en CC (DUT.count " f_if.FIFO_DEPTH)) =» (DUT.wr_ptr == (\$past(DUT.wr_ptr) + 1) % f_if.FIFO_DEPTH);</pre>