










Title		
Size	Number	Revision
A		
Date:	3/29/2025	Sheet of
File:	C:\Users\...\RectSchematic.SchDoc	Drawn By:

















Title		
Size	Number	Revision
A		
Date:	3/29/2025	Sheet of
File:	C:\Users\...\Sheet1.SchDoc	Drawn By:








C1





C2



C3









A

A




B

B



C


C




D

D

Control signal side



Inverter & power circuit



Driver & power ports

Title

HF Inverter Circuit

Size

A

Number

I1

Revision


02

Date: 3/29/2025

File: C:\Users\...\Sheet1.SchDoc

Sheet of DU-Graduation Project

Drawn By: Mahmoud Elyamani



Gate Signals

Gate Signals2

Gate Signals3

12V_2

12V_1

J4

J3

J2

J1

U1

C1

D1

L1

U2

C6

D2

D8

R5

Q4

U4

C10

D9

R6

D3

U3

C8

Q3

D4

R1

C2

AC1

Q1

D5

R2

C4

Q5

GND < 14A >

D6

R3

<+ive>

Q2

C3

Q6

D7

R4

AC2

C5

