
This implementation shows the data path design which is a set of functional units including ALU, Data Memory, File Register, etc.., that carry out data processing operations.

## **Functions:** Input 🛅 output muxt(10,11,s,y1) • 5-bit inputs and outputs, as shown in the figure. muxtwo(i0,i1,s,y) muxfour(i0,i1,i2,i3,s0,s1,y) • These two functions have 32-bit input and output functions.instmem(instruct,op,readrg1,readrg2,writerg,shift,func,datai,jump,pcup) fileregister(readrg1,readrg2,writerg,writedata,regwrite,data1,data2) ALU(a,b,ctrlalu,n,c,z,ov,res) • This is called three times in main function. It has a 4-bit controller that initialized by Func and aluop datamem(memread,memwrite,res,data2,datarg) control(op,datai,func,jump,pcup,regdst,alusrc,memtoreg,regwrite,memread,mewrite,branch,aluop,ctrlalu,sign,signe x,jumpex) contrl2(branch,z,op,t0,t1) Main Function: (With nine inputs)

datapath(instruct,pcnext);



Input or output	Signal name	addi	R-format	1w	SW	beq	jump
Inputs of control	Op5	0	0	1	1	0	1
	Op4	0	0	0	0	0	1
	0p3	0	0	0	1	0	1
	Op2	0	0	0	0	1	1
	Op1	0	0	1	1	0	1
	ОрО	1	0	1	1	0	1
Outputs of control	RegDst	0	1	0	Χ	Х	X
	ALUSrc	1	0	1	1	0	Х
	MemtoReg	0	0	1	Х	Х	Х
	RegWrite	1	1	1	0	0	Х
	MemRead	0	0	1	0	0	Х
	MemWrite	0	0	0	1	0	Х
	Branch	0	0	0	0	1	0
	ALUOp1	1	1	0	0	0	Х
	ALUOp0	0	0	0	0	1	X

ALUOp		Func						ctrlalu	OP	instruction
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0		OP .	mstruction
0	0	Χ	Х	Х	Х	Х	Х	0010	100011	LW
0	1	Χ	Х	Х	Х	Χ	Х	0110	101011	SW
1	0	1	0	0	0	0	0	0010	000000	ADD
1	0	1	0	0	0	1	0	0110	000000	SUB
1	0	1	0	0	1	0	0	0000	000000	AND
1	0	1	0	0	1	0	1	0001	000000	OR
X	Х	Χ	Х	Х	X	X	Х	0010	000001	addi
Х	Х	Χ	Χ	Χ	Χ	Χ	Χ	XXXX	000100	beq
X	Х	Χ	Χ	Х	Χ	Χ	X	XXXX	111111	jump

	inst							
instruction	op	rs	rt	rd	shift	func		
add / 32'd3	000000	00011	00010	00001	00000	100000		
sub / 32'd4	000000	00011	00010	00001	00000	100010		
and / 32'd5	000000	00011	00010	00001	00000	100100		
or / 32'd6	000000	00011	00010	00001	00000	100101		

	inst						
instruction	op	rs	rt	datai			
LW / 32'd0	100011	00011	00010	0000100000000000			
SW / 32'd1	101011	00011	00010	000010000000000			
beq / 32'd2	000100	00011	00011	000110000000000			
addi / 32'd7	000001	00011	00010	0000100000100000			

	inst				
instruction	op	jump			
jump / 32'd8	111111	00011000100000100000100000			