


# LAB1:UART

By: Negar Aghapour

15 October 2022

FPGA-based Embedded System Design

School of Electrical and Computer Engineering, College of Engineering  
University of Tehran





# UART

- Universal Aynchronous Receiver Transmitter
- The circuit sends parallel data through a serial line
- Serial communication without external clock signal
- Very cheap communication
  - Needs one wire for serial communicate

# UART

4/55

## DE9 connector



## Device Driver

- Computer program
  - Operates or controls a particular type of device that is attached to a computer
- 
- Program device driver for serial connections based on RS232 protocol
  - Using asynchronous UART communication

## UART character transmission

6/55

Idle bus  $\rightarrow$  Data frame  $\rightarrow$  Idle bus

Data frame:

start bit  $\rightarrow$  Data  $\rightarrow$  parity (if needed)  $\rightarrow$  stop bit

Idle state: bus in high voltage (*logic 1*)

Start bit: *logic 0*

Data

Parity: check for transmission error

Stop bit: *logic 1*

# UART character transmission

7/55


Idle bus  $\rightarrow$  Data frame  $\rightarrow$  Idle bus

Start bit: 1 bit

Data: 5, 6, 7 or 8 bits

Parity: none, odd, or even

Stop bit: 1, 1.5 or 2 bits



Idle bus

# UART character transmission


Idle bus → Data frame → Idle bus

Start bit: 1 bit

Data: 8 bits

Parity: even

Stop bit: 1 bit





# UART character transmission


Idle bus  $\rightarrow$  Data frame  $\rightarrow$  Idle bus

Start bit: 1 bit

**Data:** 8 bits (from LSB to MSB)

Parity: even

Stop bit: 1 bit



# UART character transmission


Idle bus → Data frame → Idle bus

Start bit: 1 bit

Data: 8 bits

Parity: even

Stop bit: 1 bit



# UART character transmission


Idle bus  $\rightarrow$  Data frame  $\rightarrow$  Idle bus

Start bit: 1 bit

Data: 8 bits


Parity: even

Stop bit: 1 bit



## UART character transmission

- Receiver should sample in middle of bits




- ✓ Transmitter and receiver agree on the same baud rate

## UART character transmission

13/55

- Receiver samples quickly:




- ✗ Receiver receives wrong data

## UART character transmission

14/55

- Receiver samples slowly:



✗ Receiver receives wrong data

## Basics of serial communication

- **Bit rate:**  
Number of bits sent every second (BPS)
- **Baud rate:**  
Number of symbols sent every second

Standard bit rates:

100, 200, 300, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200 bps.

## Basics of serial communication

➤ Example:

- 9600 baud rate
- 10MHz clock frequency

In one seconds clock signal has  $10^7$  cycles

We have 9600 symbol every second

Baud tick should clock every  $10^7/9600=1041.66$  cycle

Clock divided by 1041



## Basics of serial communication

➤ Example:


- 9600 baud rate
- 10MHz clock frequency

$$\text{New baud rate} = 10\text{MHz}/1041 = 9606.147$$

$$\text{Error} = (9606-9600)/9600 * 100 = 0.06\% \leq 0.3\% \checkmark$$

# UART character transmission


18/55



Oversampling helps receiver get correct data

## UART character transmission


19/55



# LAB1

## Required modules

1. Baud tick generator
2. Transmitter
3. Receiver




# Baud tick generator

## Baud tick generator



1. Calculate division factor (N)
  - clock frequency
  - baud-rate
  - oversampling
2. Use up-counter counting to N
3. Tick every N cycle

# Baud tick generator






# Transmitter

# Transmitter




8n1 = 8 bit data, No parity, 1 stop bit



# Transmitter




8n1 = 8 bit data, No parity, 1 stop bit




TxD: idle bit = 1

# Transmitter




8n1 = 8 bit data, No parity, 1 stop bit




TxD: start bit = 0

# Transmitter



8n1 = 8 bit data, No parity, 1 stop bit




TxD: data[0]

# Transmitter



8n1 = 8 bit data, No parity, 1 stop bit




TxD: data[1]

# Transmitter




8n1 = 8 bit data, No parity, 1 stop bit




TxD: data[2]

# Transmitter



8n1 = 8 bit data, No parity, 1 stop bit




TxD: data[3]



# Transmitter



8n1 = 8 bit data, No parity, 1 stop bit




TxD: data[4]

# Transmitter




8n1 = 8 bit data, No parity, 1 stop bit




TxD: data[5]

# Transmitter



8n1 = 8 bit data, No parity, 1 stop bit




TxD: data[6]

# Transmitter



8n1 = 8 bit data, No parity, 1 stop bit




TxD: data[7]

# Transmitter



8n1 = 8 bit data, No parity, 1 stop bit




TxD: stop bit = 1

# Receiver

# Receiver




8n1 = 8 bit data, No parity, 1 stop bit



# Receiver



8n1 = 8 bit data, No parity, 1 stop bit




RxD: idle bus = 1



# Receiver



8n1 = 8 bit data, No parity, 1 stop bit




RxD: start bit = 0

# Receiver



8n1 = 8 bit data, No parity, 1 stop bit




RxD: start bit = 0

# Receiver



8n1 = 8 bit data, No parity, 1 stop bit




RxD: data[0]

# Receiver



8n1 = 8 bit data, No parity, 1 stop bit




RxD: data[1]

# Receiver



8n1 = 8 bit data, No parity, 1 stop bit




RxD: data[2]

# Receiver



8n1 = 8 bit data, No parity, 1 stop bit




RxD: data[3]

# Receiver



8n1 = 8 bit data, No parity, 1 stop bit




RxD: data[4]

# Receiver



8n1 = 8 bit data, No parity, 1 stop bit




RxD: data[5]



# Receiver



8n1 = 8 bit data, No parity, 1 stop bit




RxD: data[6]

# Receiver



8n1 = 8 bit data, No parity, 1 stop bit




RxD: data[7]

# Receiver



8n1 = 8 bit data, No parity, 1 stop bit




RxD: stop bit = 1

## Lab1


52/55

Write top\_module code



# Lab1

## DE2 Cyclone II 2C35







Thanks for your attention  
THANKS FOR YOUR ATTENTION

