CS-235

COMPUTER ORGANIZATION AND

ASSEMBLY LANGUAGE

ASSIGNMENT #1

Name:


Mahum Samar

CMS 10:

290 647

submitted to:

Professor Mahammad Imran



QUESTION#2 CRITICAL PATH DELAY

TOR ADDER:

=0.5.4+6+4+2+0.3

= 16.8 ns

FOR AND:

= 0.5+2+0.3+4+4+2

= 12.8 ns

FOR Subtractor:

= 0.5+4+12+4+2+0.3

= 22.8 ns

Hence, this is actical

FOR FOR :

= 0.5 + 0.2 + 0.3+4+4+2


= 2.8 ns


QUESTION # 3


MAXIMUM CLOCK RATE

22.8 = H3 = critical path delay

tax = 43.8596 MHg.







ceitical path is between the pipelog 2 and pipelog 3.

SUB block full implementation is shown in Q # part I question I subblock.

QUESTION # 6

CRITICAL PATH DELAY

= 0.5 + 612 + 0.3

= 12.8 ns

MAXIMUM CLOCK RATE

QUESTION #7

(i)

MACHINE CODE

1. ADD 8,C:

00 01 10

2. OR A.D :

11 00 11

3. SUB DIC:

01 11 10

4. AND C.D:

11 11 11 => buy because interrept 1

BINARY CONTENTS OF REGISTERS

	PIPE	ELINE D	NTERRUPT	REGISTER
clock	sither	it2	it 3	it 4 the
1	0			
2	0	0		
3	0	0	0	
4	(0	0	0
5		1	0	0
6			1	0
7				[1.A. 20

0.05 IE	-15005-0	DEELETEDS
PIPELINE	DIERATOR	REGISTERS

-	The second secon	And the second second	Charles and the second
clock	2- eit 01	02	2 · Int
1	00		
2	11	00	
3	01	11	00
4	10	01	1 1
5		10	01
6			10

PIPELINE OPERAND REGISTERS

	The state of the s	4-bit	8-lut	2-bit	2- vit
dock	pipeleg 1	pipeleg 2	pipeReg3	pipe Reg 4	pipekeg 5
1	01 10				
2	00 11	01 10			
3	11 10	0011	11 01 00 11		
4	10 11	11 10	11 01 00 11	11	
5		10 11	01 01 10 11	11	11
6			0101 10 11	01	01
7				10	11
8					11