Name : .	,,,,,,				
					• / • · · •
		Signature :			
3		CS/B.Tech/CSI			
		20		, 22112 1,	05 100, 2010
		COMPUTER AR	CHIT	ECTUR	E
Time Allo	tted	: 3 Hours			Full Marks : 70
	Th	ie figures in the marg	in indic	ate full nu	
Candide	ates :	are required to give ti	heir ans	wers in th	ieir own words
		as far as	practic	able.	
		GROU	P – A		
		(Multiple Choice		uestions	١
1. Cho	ose t	he correct alternativ			•
i)		performance of a pi			
	a)	the pipeline stages	nave di	nerent dei	lays
10	b)	consecutive instru other	ctions :	are depci	adent on each
	c)	the pipeline stages	share h	ardware r	esources
	d)	all of these.			
ii)	Wha	at will be the spee	d un f	for a 4 s	seoment linear
		line when the number			
	a)	4.5			·
	сij	4.0	b)	3.82	
	c)	8.16	d }	2.95.	

4402

[Turn over

111)	in which	type	of	memory	mapping	there	will	be	conflic
	miss?								

- a) Direct mapping
- b) Set associative mapping
- c) Associative mapping
- d) Both (a) & (b).

iv) Example of a recirculating network is

- a) 3 cube network
- b) ring network
- c) tree network
- d) mess connected Illiae network.

v) Array process is present in

a) MIMD

o) MISD

ei SISD

d) SIMB.

vii. Which type of data hazard is not possible?

a) WAR

b) RAW

c) RAR

d) WAW.

vii) In general 64 input Omega network requires stages of 2×2 switches.

a) 6

b) 64

c) 8

d) 7.

viii) Virtual address space can be divided into some fixed size

a) segments

b) blocks

c) pages

d) none of these.

ix) MIPS means

- a) Multiple Instruction Per Second
- b) Millions of Instruction Per Second
- c) Multi-Instruction Performed System
- d) None of these.

x) Which is not the property of a memory module?

a) Inclusion

Ol Consistency

c) Capability

d) Locality.

GROUP - B

(Short Answer Type Questions)

Answer any three of the following.

 $3 \times 5 = 15$

- 2. For the ode segment given below, explain how delayed branching can help:
 - II LOAD RI.A
 - I2. Dec R3, 1
 - 3. BrZero R3, 15
 - Add R2, R4
 - 5. Sub R5, R6
 - 6. Store R5, B
- 3. A certain program generates the following sequence of word addresses:

4, 5, 12, 8, 10, 28, 6, 10

A page has four words; the number of page frames in main memory is 3. How many page faults are generated if optimum page replacement policy is used?

- Draw data flow graph to represent the following computations
 - A = P + Q
 - B = A + Q
 - C = P * A
 - D = C B
 - E = C + A
 - $F \circ D \circ E$
- For the following code show how loop unrolling can help improve instruction level parallelism (ILP) performance:

Loop 1: H: Load RO, A (R1)

A is the starting address of

array location

R1 holds the initial address of

the element

12 Add R0, R2 $R0 \leftarrow R0 + R2$, R2 is a scalar

Store R0, A (R1)

BNE

14 Add R1, -- 8 go to next word in Array of

doubles

whose address is earlier

R1. Loop1

What is a fundamental difference in interprocessor mechanism multiprocessor & coordination between multicomputer systems? Explain with reference to their architectural differences.

GROUP - C

(Long Answer Type Questions)

Answer any three of the following. $3 \times 15 = 45$

- What do you mean by cache coherence problem ? Describe one method to remove this problem and indicate its limitations. 5
 - What do you mean by Program Flow Mechanism? Compare between Control-Flow, Data-Flow Demand-Driven mechanism. 1 + 4
 - Explain in brief with neat diagrams the Flynn's classifications of computers. 5
- What do you mean by loosely coupled and tightly coupled multiprocessors? 5
 - Compare & contrast between UMA & NUMA with examples. What is Dumb memory? 4 + 1
 - What are the major differences between segmentation and Paging? Why is the page size is usually a power of 2? 3 + 2

5

CS/B.Tech/CSE/NEW/SEM-4/CS-403/2013

- 9. a) An address space is specified by 28 bits and corresponding memory space of 26 bits. If a page consists of 4K words
 - i) How many pages and blocks are there in the system?
 - ii) The associative memory page-table contains the following entries.

Page	Block
0	0
1	1
5	2
6	3

Make a list of all virtual addresses (in decimal and in binary), that will cause a page fault.

2 + 3

- b) Briefly explain the two write policies: write through and write back with advantages and disadvantages. 5
- c) What are the different types of vector operations? Give different fields in a vector instructions. What is pipeline chaining? 3+1+1
- 10. a) A system has 48 bit virtual address, 36 bit physical address and 128 MB main memory address. If the system has 4096 bytes pages, how many virtual and physical pages can have address support? How many page frames of main memory are there?
 - b) Describe the different types of interconnection networks in computer systems. What is multistage switching networks?
 - c) What do you understand by instruction pipelining and arithmetic pipelining? Why pipeline scheduling is necessary and how it is done? 2+2+1

- 11. a) Describe different access methods of the memory system? What will be the maximum capacity of a memory, which uses an address bus of size 8 bit? 1 + 4
 - b) What is the objective of OPT page replacement algorithm policy of virtual memory? Using LRU, show the page-fault rate for the reference string

70120304230321201701.

c) Define pipelining technique. Assume a 4 stage pipeline :

Fetch: Read the instruction from the memory

Decode: Decode the instruction

Execute: Execute the instruction

Write: Store the result in destination location

Draw the space-time diagram for pipelining. 1 + 4