## CS/B.TECH/CSE/EVEN/SEM-4/CS-403/2016-17



# MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code: CS-403

# COMPUTER ARCHITECTURE

Time Allotted: 3 Hours

Full Marks: 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

#### GROUP - A

# ( Multiple Choice Type Questions )

1.	Choose the correct alternatives for	the following:		
	7.0	$10 \times 1 = 10$		

- i) CPI of super scalar pipeline is
  a) less than 1
  b) more than 1
  c) 1
  d) none of these.
  ii) Pipelining uses
  - data parallelism b) temporal parallelism
    - spatial parallelism d) none of these.

2(0)

[ Turn over

IV-400401

- iii) Utilization pattern of successive stages of a synchronous pipeline are specified by
  - a) Truth table
- b) Excitation time
- c) Reservation table
- d) Periodic table.
- iv) Dynamic pipeline allows
  - a) multiple functions to evaluate
  - b) only streamline connection
  - c) perform fixed function
  - d) none of these.
- v) the equations for Amdahl's law is
  - a) S(n) = 1/f where  $n \to \infty$
  - b) S(n) = f where  $n \to \infty$
  - c) S(n) = 1/T where  $n \to \infty$
  - d) none of these.
- vi) Array Processors are put under which one of the following categories?
  - a) SISD

b) SIMD

c) MISD

d) MIMD.

V11)	in a k stage pipeline is					
	a)	k+n-1	b)	nk-1		
•	c)	k	d)	none of the	ese.	
viii)	an n-dimensional hypercube has					
	a)	$n^n$ nodes	b)	n <sup>-n</sup> nodes		
	c)	2 <sup>n</sup> nodes	d)	none of the	ese.	
ix)	Which of the following is a recursive network?					
	a) ့	Benes network		70.		
	b)	Baseline network	16		0	
	c)	Cross bar network			,•	
	d)	None of these.	·	· .		
x)		e compiler optimiz	ation	technique	is used to	•
	rec	luce	•		$\alpha$	$\alpha$
	a)	cache miss penalt	y		C	C.
	b)	cache miss rate			. •	a
	c)	cache hit time				()
	d)	none of these.				b a
IV-4004	101	3			[ Turn ove	r C

#### **GROUP - B**

#### (Short Answer Type Questions)

Answer any *three* of the following  $3 \times 5 = 15$ 

- 2. "Instruction execution throughput increases in proportion with the number of pipeline stages". Is it true? Justify your statement.
  - 3. a) Write down Amdhal's law of parallel processing welver
    - b) Suppose, you have a program that has 10% code portion which must be executed sequentially. Now further suppose that we are to employ parallel programming to achieve a speedup. How many parallel processors must be there to achieve an overall speedup of 5 in the program execution time?
- 4. What is branch nazard? Briefly discuss two methods to handle branch hazards.
- 5. What do you mean by cache coherence problem?

  Describe one method to remove this problem and its limitations.
- 6. What is the drawback of direct mapped cache? How is it resolved in set associative cache?

工作。

CS/B.TECH/CSE/EVEN/SEM-4/CS-403/2016-17

#### GROUP - C

# 10011


10011

### (Long Answer Type Questions)

Answer any three of the following.

 $3 \times 15 = 45$ 

Consider the following pipeline processor:



where, S = number of stages & T = clock cycles  $S_i$  is number of stages and  $T_i$  is clock cycle.



- a) Specify the reservation table for this pipeline with six columns and four rows.
- b) List the set of forbidden latencies between task initiations.
- c) Draw the state diagram which shows all possible latency cycles.
- d) List all greedy cycles from the state diagram
- e) What is the value of minimal average latency?
- f) What is the maximal throughput of this pipeline?

IV-400401

5

[Turn over

6,8,22,23,28,29,40,41,61,62,184,85 6,8 40,41,28,29,84,85,22,23,61,62,78

- 8. a) A computer has 512kB cache memory and 2MB main memory. If the block size is 64 bytes then find subfield for
  - i) associative memory
  - ii) direct mapping
  - iii) set-associative mapping.
  - b) How does cache memory increase the speed of processing? Explain.
- 9. a) Explain different types of addressing modes?
  - b) What are the advantages of Relative addressing mode over Direct addressing mode?
  - c) Differentiate between Vectored and Non-vectored interrupts. 5+5+5
- 10. a) With the help of a neat diagram show the structure of a typical arithmetic pipeline performing (A\*B+C).
  - b) A hierarchical cache main memory sub-system has the following specifications:

Cache access time: 50 ns.

Main memory access time: 500 ns.

80% of memory request for read

Hit rauo: 0.9 for read access and write through screme is used.

- Calculate the average access time of the memory system considering only memory read cycle.
- ii) Calculate the average access time of memory system both for read and write cycle. 7+8