

# WEST BENGAL UNIVERSITY OF TECHNOLOGY

## **CS-403**

### **COMPUTER ARCHITECTURE**

Time Allotted: 3 Hours

Full Marks: 70

The questions are of equal value. The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

Can	munes are required to give the
	GROUP A (Multiple Choice Type Questions)
	Answer <i>all</i> questions. $10 \times 1 = 10$
(i)	The compiler optimization technique is used to reduce
	(A) cache miss penalty (B) cache miss rate
	(C) cache hit time (D) none of these
(ii)	The CPI value for RISC processors is
	(A) 1 (B) 2 (C) 3 (D) more
(iii)	The vector stride value is required
	(A) to deal with the length of vectors
	(B) to find the parallelism in vectors
	(C) to access the elements in multi-dimensional vectors
	(D) none of these
(iv)	The task of a vectorizing compiler is
	(A) to find the length of vectors
	(B) to convert sequential scalar instructions into vector instructions
	(C) to process multi-dimensional vectors
	(D) to execute vector instructions

Turn Over

4402

1

CS/B.T	CS/B.Tech/CSE/Even/Sem-4th/CS-403/2015	
	(v) Utilization pattern of successive sta specified by	iges of a synchronous pipeline can be
(c)	(A) truth table	(B) excitation table
	(C) reservation table	(D) periodic table
	(vi) The UMA multiprocessor system is	best suited
	(A) when the degree of interaction is large	among different modules in program
9.	(B) when the degree of interaction a is less	among different modules in program
	(C) when there is no interaction am	ong different modules in program
	(D) when different programs are to	be executed concurrently
	(vii) The cache coherence is a potential p	problem especially
	(A) in asynchronous parallel algorit	hm execution in multiprocessor
	(B) in synchronous parallel algorith	m execution in multiprocessor
	(C) in asynchronous parallel algorit	hm execution in data flow m/c
	(D) in synchronous parallel algorith	m execution in data flow m/c
	(viii) A direct mapped cache memory w the following set associative cache in	ith <i>n</i> blocks is no hing but which of memory organization?
10.	(A) 0-way set associative	(B) 1-way set associative
10.	(C) 2-way set associative	(D) n-way set associative
	(ix) Array processors perform computat	ons to exploit
	(A) temporal parallelism	(B) spatial parallelism
	(C) sequential behavior of programs	(D) modularity of programs
	(x) The time to access shared memory shared-memory multiprocessor mod	
	(A) NUMA	(B) UMA
	(C) COMA	(D) ccNUMA

# GROUP B (Short Answer Type Questions)

11.(;		Answer ar	y <i>thre</i>	e question	s.						3×5	= 15
(t	2.				parameters	used	to	measure	the	CPU		2+3
((		performan	ce: b	nerry discu	iss each.							
(1												

### CS/B.Tech/CSE/Even/Sem-4th/CS-403/2015

"Instruction execution throughput increases in proportion with the 5 3. number of pipeline stages". Is it true? Justify your statement. Use Bernstein's conditions for determining the maximum parallelism in 4. the following sequence of instructions:  $A = B \times C$ B = D + EC = A + BE = F - D5 Discuss data hazards briefly. 5. Briefly describe cache coherence problem with an example. Suggest 3+26. one software protocol for this. **GROUP C** (Long Answer Type Questions) Answer any three questions. 7. (a) What is SPEC rating? Explain. (b) A 50 MHz processor was used to execute a program with the following 1+2+2 instruction mix and clock cycle counts: Clock cycle count Instruction count Instruction type 50000 Integer arithmetic Data transfer 35000 20000 Floating point arithmetic 6000 Branch Calculate the effective CPI, MIPS rate and execution time for this program (c) Why do we need parallel processing? What are different levels of 2+5 parallel processing? Explain. 8. (a) What is meant by pipeline hazard? Briefly discuss different pipeline 1+6 hazards. (b) What do you mean by job collision in pipeline processor? Show how 1+2 collisions occur in the following static pipeline.  $S_0$ X X X

CS/B.	CS/B.Tech/CSE/Even/Sem-4th/CS-403/2015	
(c)	(c) Consider the execution of a program of 20,000 instructions by a linear pipeline processor with a clock rate 40 MHz. Assume that the instruction pipeline has five stages and that one instruction is issued per clock cycle. The penalties due to branch instructions and out-of-order executions are ignored. Calculate the speed-up of the pipeline over its equivalent non-pipeline processor, the efficiency and throughput.	5
9.	9. (a) Why do we need masking mechanism in SIMD array processors? In an SIMD array processor of 8 PEs, the sum $S(k)$ of the first $k$ components in a vector A is desired for each $k$ from 0 to 7. Let $A = (A_0, A_1, \ldots, A_7)$ . We need to compute the following 8 summations: $S(k) = \sum_{i=1}^{k} A_i$ ; for $k = 0,1,\ldots,7$ .	1+8
	Discuss how data-routing and masking are performed in the processor.  (b) How do vector processors improve the speed of instruction execution	3
	over scalar processors? Illustrate with an example.  (c) What is vectorizing compiler? Why do we need it in a vector processor?	3
	10.(a) What is the basic objective of data flow architecture? Compare it with	1+4
	(b) What is meant by the cache miss penalty? Briefly discuss "early restart"	1+3
10.	technique to reduce miss penalty.  (c) Let us consider a memory system consisting of main memory and cache memory. In case of a cache miss, assume the performance of the basic memory organization as:  4 clock cycles to send the address.	3+3
	<ul> <li>24 clock cycles for the access time per word.</li> <li>4 clock cycles to send a word of data.</li> <li>(i) What will be the miss penalty, given a cache block of four words?</li> </ul>	
	(ii) What will be the memory bandwidth?	
	11.(a) Compare and contrast RISC and CISC computers. Give one example for	
	each (b) What is multi-processor system? Classify it with examples. (c) Design $2^2 \times 3^2$ Delta network.	1+

11.(;

4302

4402

Turn Over