See discussions, stats, and author profiles for this publication at: http://www.researchgate.net/publication/284281053

Robust Output Voltage Control of Multi-Mode Non-Inverting DC-DC Converter

ARTICLE in INTERNATIONAL JOURNAL OF CONTROL · NOVEMBER 2015

Impact Factor: 1.65 · DOI: 10.1080/00207179.2015.1122839

READS

24

3 AUTHORS:



Ilan Aharon

Tel Aviv University

12 PUBLICATIONS 235 CITATIONS

SEE PROFILE



Alon Kuperman

Ariel University

91 PUBLICATIONS 536 CITATIONS

SEE PROFILE



Doron Shmilovitz

Tel Aviv University

133 PUBLICATIONS 866 CITATIONS

SEE PROFILE



International Journal of Control




ISSN: 0020-7179 (Print) 1366-5820 (Online) Journal homepage: http://www.tandfonline.com/loi/tcon20

Robust Output Voltage Control of Multi-Mode Non-Inverting DC-DC Converter

Ilan Aharon, Doron Shmilovitz & Alon Kuperman

To cite this article: Ilan Aharon, Doron Shmilovitz & Alon Kuperman (2015): Robust Output Voltage Control of Multi-Mode Non-Inverting DC-DC Converter, International Journal of Control, DOI: 10.1080/00207179.2015.1122839

To link to this article: http://dx.doi.org/10.1080/00207179.2015.1122839



Full Terms & Conditions of access and use can be found at http://www.tandfonline.com/action/journalInformation?journalCode=tcon20

Publisher: Taylor & Francis

Journal: International Journal of Control

DOI: http://dx.doi.org/10.1080/00207179.2015.1122839

Robust Output Voltage Control of Multi-Mode Non-Inverting DC-DC Converter

Ilan Aharon^{1,2}, Doron Shmilovitz¹ and Alon Kuperman²

¹School of Electrical Engineering

Dept. of Physical Electronics, Tel Aviv University

POB 39040, Tel Aviv 69978, Israel

²Hybrid Energy Sources Laboratory

Dept. of Electrical Engineering and Electronics, Ariel University

POB 3, Ariel 40700, Israel

*Corresponding Author, Tel: +972-526943234, Email: alonku@ariel.ac.il, Fax: +972-3-

9066238

ABSTRACT

Linear robust controller design based on Uncertainty and Disturbance Estimator theory for nonlinear uncertain single input single output systems with external disturbances is discussed in the paper with application to the output voltage control of a unidirectional universal multimode buck/boost/buck-boost converter. The converter is characterized by different nonlinear static and dynamic behavior in each of the operating modes. The proposed controller forces the system to maintain nearly nominal performance through the whole range of operation space by appropriately estimating and canceling the terms including nonlinearities, parametric uncertainties and external disturbances. In addition, measurement noise is included in the analysis to demonstrate the trade-offs of the proposed method. Despite the non-triviality and relative complexity of the method, the resulting controller structure is simple, allowing low cost low part count analog implementation. Extended simulation results are presented to demonstrate the effectiveness of the proposed control approach.

Keywords: Uncertainty and disturbance estimator, multimode dc-dc converter, robust control.

I. Introduction

Battery powered systems have grown tremendously in recent decade (Aharon, & Kuperman, 2011; Aharon, & Kuperman, 2011). To prolong the service time of such devices, efficient power management is required to extend the battery life. As an example, consider a system with a 3.3 V power supply fed by a Li-Ion battery cell. During the discharge process, battery terminal voltage may drop from 4.2 to 2.5 V, i.e. the source voltage may be above, equal to or below the target load voltage. Consequently, in order to efficiently utilize the battery capacity, interfacing dc-dc converter should possess buck-boost characteristics. A noninverting unidirectional converter, capable of operating in buck, boost and buck-boost modes (Aharon, Kuperman, & Shmilovitz, 2015) has demonstrated remarkable performance, operating with battery-powered systems (Sahu & Rincon-Mora, 2004; Lee, Huang, Wang, Wu, Hung, Ho, Lai, & Chen, 2012; Lee, Khaligh, & Emadi, 2009; Restrepo, Calvente, Cid-Pastor, Aroudi, & Giral, 2011;. Wei, Chen, Wu & Ko, 2012; Kuperman, Aharon, Malki & Kara, 2013). Despite impressive performance, such converter is not straightforward to modulate and control (Lee, Khaligh & Emadi, 2009; Lee, Khaligh, Chakraborty & Emadi, 2009). Moreover, since such a converter is capable of supporting all the three mentioned modes, three different transfer functions need to be appropriately stabilized by the controller (Wei, Chen, Wu & Ko, 2012; Restrepo, Calvente, Romero, Vidal-Idiarte & Giral, 2009). In addition, since the converter possesses nonlinear behavior in each of the three modes, the coefficients of transfer functions obtained by linearization are operating point dependent, burdening the control task.

In order to decrease the complexity of control design, cascaded control structure is usually employed in such applications. Typical cascaded control structure of a power converter is shown in Fig. 1 (Chen, 2012; Erickson & Maksimovic, 2001) The controller consists of two

loops, usually decoupled in frequency domain, i.e. their respective bandwidth are at least 5-8 times apart. The outer (slow) loop performs output voltage regulation by comparing the sensed output voltage v_O to a reference value v_O^{REF} , processing the difference to obtain a reference current i_L^{REF} for the inner (fast) inductor current loop. The latter creates a duty cycle signal d (acting as the control input to the power converter) by processing the difference between the reference current and sensed inductor current i_L , The converter is fed by one controlled (duty cycle d) and two uncontrolled disturbance (input voltage v_{IN} and load current i_O) inputs (Linares-Flores, Barahona-Avalos, Sira-Ramirez & Contreras-Ordaz, 2012). Voltage and current controllers frequency domain decoupling allows each of them to interact with a first order plant and reject only one of the two above mentioned disturbances. Moreover, while shaping one loop, the other one may be assumed "transparent", i.e. when the voltage controller is under consideration, the current loop may be treated as unity gain; when the current loop is concerned, voltage loop signals may be assumed constant.

Current controllers of power supplies are typically implemented by means of analog peak or average mode controllers (Leyva-Ramos, Ortiz-Lopez, Diaz-Saldierna & Morales-Saldana, 2009) possessing extremely high bandwidths while completely rejecting input voltage disturbances (which are typically relatively slow). Moreover, these are relatively easy to design since corresponding current loop plants are usually first order, minimum phase and vary only slightly from one operation mode to another. On the other hand, voltage controllers are more difficult to design since corresponding voltage loop plants are nonlinear (Erickson & Maksimovic, 2001; Olalla, Leyva, El Aroudi, Garces & Queinnec, 2009; Olalla, Leyva, El Aroudi, Garces & Queinnec, 2010), sometimes non-minimum phase and vary significantly from one operation mode to another (Aharon, Kuperman & Shmilovitz, 2015). In addition, load current (disturbance) may vary with relatively high rate. As a result, voltage controller design is typically carried out to achieve specific performance for a worst case plant,

sacrificing the performance in other operating points. In order to eliminate this drawback, some kind of adaptive or robustifying mechanism is necessary at the expense of increased cost, complexity and/or digital implementation (Lopez-Santos, Martinez-Salamero, Garcia, Valderrama-Blavi & Sierra-Polanco, 2015; Linarez-Flores, Hernandez Mendez, Garcia-Rodriguez & Sira-Ramirez, 2014; Maccari, Montagner, Pinheiro & Oliveira, 2012). In this paper, robust Uncertainty and Disturbance Estimator (UDE) based controller design is proposed allowing both analog implementation and maintaining nearly nominal performance through the whole operating region of the power converter.

The UDE-based strategy introduced in (Zhong & Rees, 2004) and further elaborated in (Stobart, Kuperman & Zhong, 2011; Kuperman & Zhong, 2011; Stobart, Kuperman & Zhong, 2011; Zhong, Kuperman & Stobart, 2011; Chandar & Talole, 2014; Kuperman, 2015) is able to quickly estimate uncertainties and disturbances and thus provides excellent robust performance. It is based on the assumption that a continuous signal can be approximated as it is appropriately filtered. The controller consists of two main loops operating as follows: inner (fast) loop estimates lumped uncertainty and disturbance, causing the system to deviate from nominal plant and cancels it, while outer (slow) loop forces the closed loop system to follow desired dynamics. The approach was recently successfully applied to a variety of control problems (Talole & Phadke, 2008; Talole & Phadke, 2009; Talole, Chandar, & Kolhe. 2011; Kolhe, Shaheed, Chandar, & Talole, 2013; Su & Lin, 2011; Su & Lin, 2013; Phadke & Talole, 2012; Kuperman & Zhong, 2013; Kuperman & Zhong, 2015). In this paper, the UDE-based control strategy is applied to solving the voltage control problem by stabilization, allowing the utilization of a single robust controller for all three converter modes of operation, achieving similar performance through the whole operating region.

II. MODELING THE MULTIMODE DC-DC POWER CONVERTER

Consider a non-inverting unidirectional multimode DC-DC converter, shown in Fig. 2. The circuit may operate in any of the three modes: buck (T_2 is constantly off, T_1 is switched), boost (T_1 is constantly on, T_2 is switched) and buck-boost (T_1 and T_2 are switched).

PWM modulator utilized by the converter is shown in Fig. 3 (Aharon, Kuperman, & Shmilovitz, 2015). Basic triangular carrier is duplicated using different shift and scale factors to create two carriers as depicted. The control signal -1 < d < 1 (cf. Fig. 1) is then compared to both carriers to create each leg driving signals. From Fig. 3, the duty cycles are given by

$$d_{1} = \begin{cases} 0, & d \square \square 1 \\ K_{H}(1+d), \square 1 \square d \square V_{H} \\ 1, & d \square V_{H} \end{cases}$$

$$d_{2} = \begin{cases} 0, & d \square V_{L} \\ K_{L}(d \square V_{L}), V_{L} \square d \square 1 \\ 1, & d \square 1 \end{cases}$$

$$(1)$$

respectively, with $K_H = (1 + V_H)^{-1}$ and $K_L = (1 - V_L)^{-1}$. Converter operating mode is set by control input only as

$$MODE = \begin{cases} buck, & \Box 1 < d < V_L \\ buckboost, & V_L < d < V_H \\ boost, & V_H < d < 1 \end{cases}$$
 (2)

For more detailed description of modulator operation an interested reader is referred to (Aharon, Kuperman, & Shmilovitz, 2013) and (Aharon, Kuperman, & Shmilovitz, 2015).

An idealized average model of the converter is shown in Fig. 4. In buck mode, T_1 duty cycle is $d_1 = K_H(1+d)$ and T_2 duty cycle is $d_2 = 0$. In boost mode, T_1 duty cycle is $d_1 = 1$ and T_2 duty cycle is $d_2 = K_L(d-V_L)$. In buck-boost mode, T_1 and T_2 duty cycles are $d_1 = K_H(1+d)$ and $d_2 = K_L(d-V_L)$, respectively.

The average model is described by the following sets of equations, depending on the mode of operation:

$$\frac{di_{L}}{dt} = \frac{1}{L} \left(d_{1} v_{IN} \square v_{O} \right) \\
\frac{dv_{O}}{dt} = \frac{1}{C} \left(i_{L} \square i_{O} \right) \\$$
buck,

(3)

$$\frac{di_{L}}{dt} = \frac{1}{L} \left(v_{IN} \left[\left(1 \right] d_{2} \right) v_{O} \right) \\
\frac{dv_{O}}{dt} = \frac{1}{C} \left(\left(1 \right] d_{2} \right) i_{L} \left[i_{O} \right) \right)$$
boost,
$$(4)$$

$$\frac{di_{L}}{dt} = \frac{1}{L} \left(d_{1} v_{IN} \, \Box (1 \, \Box d_{2}) v_{O} \right) \\
\frac{dv_{O}}{dt} = \frac{1}{C} \left((1 \, \Box d_{2}) i_{L} \, \Box i_{O} \right)$$

$$(5)$$

If the current loop is properly closed, the inductor current may be assumed to perfectly follow its reference when designing the voltage controller, i.e. $i_L = i_L^{REF}$ cf. Fig. 1 (Aharon, Kuperman, & Shmilovitz, 2015). As a result, the plant to be regulated by the voltage controller is given by

$$\dot{v}_{O} = C^{\square 1} \begin{cases} i_{L}^{REF} \square i_{O}, \ buck \\ (v_{IN} \square L \frac{di_{L}^{REF}}{dt}) v_{O}^{\square 1} i_{L}^{REF} \square i_{O}, \ boost \\ (v_{IN} \square L \frac{di_{L}^{REF}}{dt}) (v_{IN} + v_{O})^{\square 1} i_{L}^{REF} \square i_{O}, \ buck \square boost \end{cases}$$

$$(6)$$

respectively, for each operation mode. In addition, note that un-modeled dynamics is present since passive components possess equivalent series resistances (ESR), conducting MOSFETS are represented by their respective drain-source on-resistances (R_{DSon}) and diodes forward voltages (V_{Don}) are nonzero. Consequently, the three plants are nonlinear in practice (even though the idealized plant is linear in buck mode). Moreover, linearizing output voltage dynamics in boost and buck-boost modes reveals that the resulting voltage-to-inductor current transform functions are non-minimum phase. Nevertheless, once the desired closed loop

bandwidth is set below the worst case unstable zero frequency, this is out of concern.

Rearranging (6), the output voltage dynamics may be reformulated as

$$\dot{v}_{O} = \begin{cases} G_{buck} i_{L}^{REF} + h_{buck}, \ buck \\ G_{boost} i_{L}^{REF} + h_{boost}, \ boost \end{cases},$$

$$G_{buck \square boost} i_{L}^{REF} + h_{buck \square boost}, \ buck \square boost$$

$$(7)$$

where h_{buck} , h_{boost} and $h_{buck-boost}$ denote the total uncertainty and disturbance (TUD) of each operation mode, respectively, $G_{buck} = C^1$, $G_{boost} = C^1 v_{IN} v_O^{-1}$ and $G_{buck-boost} = C^1 v_{IN} (v_{IN} + v_O)^{-1}$. The capacitance as well as input and output voltages do not remain constant during the operation, hence defining

$$G_{buck} = G_n + (G_{buck} \square G_n), \quad G_{boost} = G_n + (G_{boost} \square G_n), \quad G_{buck \square boost} = G_n + (G_{buck \square boost} \square G_n)$$

$$(8)$$

leads to a general low frequency plant describing (6), given by

$$\dot{v}_O = G_n i_L^{REF} + h \,, \tag{9}$$

with

$$h = \begin{cases} h_{buck} + (G_{buck} \square G_n)i_L^{REF}, buck \\ h_{boost} + (G_{boost} \square G_n)i_L^{REF}, boost \\ h_{buck \square boost} + (G_{buck \square boost} \square G_n)i_L^{REF}, buck \square boost \end{cases}$$

$$(10)$$

III. LINEAR UDE-BASED CONTROL OF THE MULTIMODE DC-DC POWER CONVERTER

A linear time invariant reference model is chosen according to the desired closed-loop converter output voltage behavior as

$$\dot{v}_{Om}(t) = a_m v_{Om}(t) + b_m v_O^{REF}(t) , \qquad (11)$$

where v_0^{REF} denotes output voltage reference (cf. Fig. 1) and $a_m = -b_m$ are constants. Consequently, the control objective is to force a stable error between the state of the reference model and the state of the system

$$e(t) = v_{Om}(t) - v_{O}(t) \tag{12}$$

satisfying the following error dynamic equation,

$$\dot{e}(t) = (a_m + k)e(t), \tag{13}$$

where k is an error feedback gain. If the reference model is chosen to be stable, k may be chosen as zero. If different error dynamics is desired or required to guarantee stability, commonly used control strategies can be used to choose k.

Combining (10) - (13) results in (the arguments of functions in the time-domain are omitted hereafter for brevity)

$$a_m v_O + b_m v_O^{REF} \square G_n i_L^{REF} \square h = ke.$$
 (14)

Hence, control signal i_L^* needs to satisfy

$$G_n i_L^{REF} = a_m v_O + b_m v_O^{REF} - h \square ke . \tag{15}$$

Nevertheless, (15) cannot be implemented since h is unknown. On the other hand, using (9) there is

$$h = \dot{v}_O \prod G_n i_L^{REF} . {16}$$

Hence, the unknown/nonlinear dynamics and disturbances can be obtained from the known linear dynamics of the system and the control signal. However, it cannot be directly used to formulate a control law. The UDE-based strategy proposed in (Zhong & Rees; 2004) adopts an estimation of the TUD to construct a control law as follows. Assume that $g_f(t)$ is the impulse response of a linear filter $G_f(s)$, whose pass-band contains as much as possible of frequency content of h. Then TUD can be accurately estimated from the output of the UDE as

$$h_{ude} = h \square g_f \,, \tag{17}$$

where '*' is the convolution operator. Using (17) instead of TUD in (15) re-defines the control signal requirements as

$$G_n i_L^{REF} = a_m v_O + b_m v_O^{REF} - h_{ude} \square ke = a_m v_O + b_m v_O^{REF} \square \left(\dot{v}_O \square G_n i_L^{REF} \right) \square g_f \square ke.$$
 (18)

Applying the Laplace transform and rearranging, following desired control law is obtained,

$$I_L^{REF}(s) = \frac{G_n^{\square 1}}{1 \prod G_s(s)} \left[\left(a_m \prod s G_f(s) \right) V_O(s) + b_m V_O^{REF}(s) \prod k E(s) \right], \tag{19}$$

where $I_L^{REF}(s) = L\{i_L^{REF}(t)\}$, $V_O(s) = L\{v_O(t)\}$, $V_O^{REF}(s) = L\{v_O^{REF}(t)\}$, $E(s) = L\{e(t)\}$ with $L\{\cdot\}$ denoting the Laplace transform operator. Obviously, the control signal is independent of unknown/nonlinear dynamics and disturbances. Note that when $G_f(s)$ is strictly proper, $sG_f(s)$ is implementable and there is no need of measuring or estimating the output voltage derivative. Nevertheless, since measured state fed back to the controller is corrupted by additive noise n(t), substituting $V_O(s)$ with $V_O(s) + N(s)$ in (10) makes the actual control signal to contain noise as well,

$$I_L^{REF}(s) = \frac{G_n^{\square 1}}{1 \square G_f(s)} \Big[\Big(a_m \square s G_f(s) \Big) V_O(s) + b_m V_O^{REF}(s) \square k E(s) + \Big(a_m \square s G_f(s) + k \Big) N(s) \Big]$$
(20)

with $N(s) = L\{n(t)\}.$

(11) as

Substituting (20) into (9) and taking into account the Laplace transform of (2), the closed loop state dynamics is obtained as

$$V_O(s) = Z_m(s)V_O^{REF}(s) + Z_1(s)(Z_2(s)H(s) + Z_3(s)N(s)),$$
(21)

where $H(s) = L\{h(t)\}$, $Z_m(s) = (s - a_m)^{-1}b_m$ is the reference model transfer function, $Z_1(s) = -(s - a_m + k)^{-1}$, $Z_2(s) = 1 - G_f(s)$ and $Z_3(s) = a_m + k - sG_f(s)$. Note that $Z_m(s)$ is independent on k and G_f , therefore the proposed control law allows decoupling between tracking (determined by $Z_m(s)$) and noise/disturbance rejection (governed by $Z_1(s)$, $Z_2(s)$ and $Z_3(s)$).

The resulting error dynamics is obtained by subtracting (21) from the Laplace transform of

$$E(s) = Z_1(s) (Z_2(s)H(s) + Z_3(s)N(s)) . (22)$$

According to (13), the TUD is attenuated twice: first by a low-pass filter $Z_I(s)$; second by the filter $Z_2(s)$, possessing high-pass filter properties if $G_f(s)$ is strictly proper. Measurement noise is shaped twice as well, initially by the low-pass filter $Z_I(s)$ and then by a frequency selective

filter $Z_3(s)$. In order to assure that the system output follows the reference model, the right-hand side of (22) must be close to zero in steady state. This is satisfied if $Z_1(s) \cdot Z_2(s)$ and $Z_1(s) \cdot Z_3(s)$ respectively are close to zero at the frequency range where H(s) and N(s) contain significant energy. Note that $Z_1(s)$ independent on G_f , and is decoupled from $Z_2(s)$ and $Z_3(s)$, allowing separate design of the filter $Z_1(s)$ by selecting appropriate k. On the other side, filters $Z_2(s)$ and $Z_3(s)$ are related since both depend on G_f , while a_m is forced by the reference model.

Keeping in mind that the controller should be as simple as possible to allow low part count analog implementation, consider the first order Butterworth filter, given by

$$G_f(s) = \frac{1}{Ts+1},\tag{23}$$

leading to $Z_2(s) = \frac{Ts}{Ts+1}$ and $Z_3(s) = \left(a_m + K\right) \frac{\left(T \left[(a_m + K)^{\square 1}\right) s + 1}{Ts+1}$. Obviously, $Z_2(s)$ is a high pass filter and $Z_3(s)$ is a lead-lag filter. Moreover, remarking that stable reference model requires negative a_m with $|a_m| = |b_m|$ and noting that $\frac{1}{1 \left[G_f \right]} = 1 + \frac{1}{Ts}$ and $\frac{sG_f}{1 \left[G_f \right]} = \frac{1}{T}$, the control action in (19) reduces to

$$I_{L}^{REF}(s) = G_{n}^{\square P} \left[1 + \frac{1}{Ts} \left[b_{m} \left(V_{O}^{REF}(s) \square Y(s) \right) \square kE(s) \right] \square \frac{1}{T} Y(s) \right], \tag{24}$$

where $Y(s) = V_O(s) + N(s)$ and $E(s) = V_O^{REF}(s) - Y(s)$. Block diagram of the corresponding control structure is shown in Fig. 5.

In case the reference signal $v_0^{REF}(t)$ is constant, tracking dynamics has little or no meaning (assuming that during start-up initial transients are governed by a soft-start sequence) and the disturbance rejection is the main issue. In order to robustify the system against TUD, the corner frequency of $Z_1(s)$ should be as low as possible, while the corner frequency of $Z_2(s)$ should be as high as possible. As to measurement noise (which usually resides at the high frequency portion of the spectrum), the requirement regarding the corner frequency of $Z_1(s)$ is

the same. As to $Z_3(s)$, for $|a_m| > 1$ it amplifies the high frequency noise. As a result, if the reference model may be chosen relatively slow, the corner frequency of $Z_1(s)$ will be reduced as well as the high frequency gain of $Z_3(s)$. Moreover, for low enough $|a_m|$ the gain k may be selected as zero, simplifying the controller and reducing the parts count. Obviously, the control design is then reduced to selecting b_m and T only.

When assuming k = 0, two remarks should be made. First, the controller reduces to the structure shown in Fig. 6, which was recently shown to be suitable for single operational amplifier analog implementation in (Sitbon, Schacham & Kuperman, 2015)

Second, (24) can be rearranged as

$$I_{L}^{REF}(s) = G_{n}^{\Box 1} b_{m} \left[1 + \frac{1}{Ts} \right] V_{O}^{REF}(s) \Box G_{n}^{\Box 1} \left(T^{\Box 1} + b_{m} \right) \left(1 + \frac{1}{\left(T + b_{m}^{\Box 1} \right) s} \right) Y(s) , \tag{25}$$

$$= H_{1}(s) V_{O}^{REF}(s) \Box H_{2}(s) Y(s)$$

revealing the two-degrees-of-freedom nature of the controller which consists of two PI actions: prefilter $H_1(s)$ and feedback controller $H_2(s)$. The overall closed loop system is shown in Fig. 7 and will be used for stability and robustness analysis and in the following section.

IV. CONTROLLER DESIGN EXAMPLE

Consider a battery powered system, based on the multi-mode, unidirectional buck-boost DC-DC converter, shown in Fig. 2. The converter is feeding a dynamic load and is supplied by a Li-Ion battery pack of 4 series connected cells. As a result, the input voltage of the converter may vary from 4.4.2 = 16.8 V (full pack) down to 4.2.5 = 10 V (empty pack) while the load voltage is required to be regulated to a constant level of $v_0^{REF} = 13 \text{ V}$. The modulator is designed such that the converter operates in buck mode when the input voltage is higher than

14.5 V, in buck-boost mode when the input voltage is between 11.5 V and 14.5 V and in boost mode when the input voltage reduces below 11.5 V. The current loop is assumed to operate properly with 10 kHz (20000π rad/s) bandwidth. The values of converter components along with the values of parasitic elements are given in Table I. Note that neither of the parameters is known to the controller.

The UDE filter time constant is chosen as $T = (2000\pi)^{-1} [\sec/\text{rad}]$ (i.e. equal to 1/10 current loop bandwidth to allow loop decoupling) while the reference model dynamics is selected as $b_m = 20\pi \text{ rad/s}$ (i.e. "low enough" to improve noise immunity since fast tracking is not required, see the last sentence of Section 2). Nominal capacitance C_n is assumed 500 μF and C_n is set to C_n^{-1} . The consequent Bode diagrams of C_m and C_n^{-1} are shown in Fig. 8, where the frequency characteristics mentioned earlier are evident.

Frequency responses of TUD and noise shaping filters $Z_{12}(s) = Z_1(s) \cdot Z_2(s)$ and $Z_{13}(s) = Z_1(s) \cdot Z_3(s)$ are shown in Figs. 9 and 10, respectively. Obviously, the TUD is processed by a band-pass filter with worst-case attenuation of around -95 dB while the noise is shaped by a low-pass filter with corner frequency of around 9500 kHz (60 krad/s). Hence, the converter switching frequency should be selected above this corner frequency in order to attenuate switching noise and was set to 100 kHz (200 π krad/s) in the simulations.

The family of the plant Bode diagrams $P(s) = \frac{V_O(s)}{I_L^{REF}(s)}$ obtained by linearizing (6) around an operating point given by $v_{IN} = V_{IN}$, $v_O = V_O$ and $i_O = I_O$ as (Erickson & Maksimovic, 2001)

$$P(s) = \begin{cases} \frac{1}{Cs}, buck \\ \frac{V_{IN}}{I_o} \frac{1 \square L I_o V_o V_{IN}^{\square 2} s}{1 + C V_o I_o^{\square 1} s}, boost \\ \frac{V_{IN}}{I_o} \frac{1 \square I_o L (V_{IN} + V_o) V_{IN}^{\square 2} s}{1 + C (V_{IN} + V_o) I_o^{\square 1} s}, buck \square boost \end{cases}$$
(26)

is shown in Fig. 11 for the input voltages of $10 < v_{IN} < 16.8$ V and output currents of $1 \text{ A} < i_O$ < 5 A. It may be concluded that the plant undergoes significant variation upon both mode and operation point changes, acting as an integrator in buck mode and lag-lead in boost and buckboost modes. Moreover, while the plant is represented by a single transfer function in the buck mode, multiple transfer functions characterize the plant in other two modes due to nonlinearity.

Corresponding family of loop gains $P(s)H_2(s)$ (cf. Fig. 7) is shown in Fig. 12. As expected, the bandwidth of the loop gain is circa T^1 for all operation points and mode. Moreover, the loop is stable with the worst case phase margin of 45° . This demonstrate the robustness of the controller, allowing to achieve nearly constant bandwidth and phase margin despite plant nonlinearities (leading to multiple transfer function representation shown in Fig. 11).

The family of tracking transfer functions $\frac{V_O(s)}{V_O^{REF}(s)} = H_1(s) \frac{P(s)}{1+P(s)H_2(s)}$ is shown in Fig. 13. Note that following (11), the tracking transfer functions should follow the reference model $Z_m(s)$, defined by a first-order low-pass filted with the cutoff frequency of $b_m = 20\pi$ rad/s. According to Fig. 13, all the tracking transfer functions closely follow the reference model whithin the bandwidth of interest, again validating the controller robustness. It should be noted that the tracking transfer function do diverge beyond the bandwidth of interest, which is of course irrelevant for closed loop performance.

V. TIME-DOMAIN SIMULATION RESULTS

A. Performance verification

The system under investigation was simulated using PSIM software. Simulation circuit is shown in Fig. 14. The battery pack is modeled using a variable voltage source while the load consists of passive and active components. A 13 Ω resistor represents constant resistive load component while pulsed current load of 1A average, 2 A peak-to-peak plays the role of the dynamic component. Voltage controller is implemented according to (24), driving the average current controller and modulator, designed following the guidelines given in (Aharon, Kuperman, & Shmilovitz, 2015).

Two simulations were carried out. In the first, output voltage reference was held at 13 V while input voltage was reduced ramp-like from 16.8 V (full battery) down to 10 V (depleted battery). The results are shown in Fig. 15. The converter passes through three operating modes with the reduction of battery voltage, yet dynamic response to load changes and zero steady state error remain nearly unaltered despite mode transitions. The control signal (inductor current reference i_L^{REF}) is shown as well along with actual inductor current i_L to validate correct operation of the current controller.

In the second simulation, tracking capabilities of the controller were examined by altering the output voltage reference from 10 V to 18 V and back while reducing input voltage ramplike from 16.8 V (full battery) down to 10 V (depleted battery) and keeping the constant load current of 3 A . The result is shown in Fig. 16. It may be concluded that the system follows the reference model precisely.

B. Comparison to PI control

The purpose of the comparison below is demonstrating that the two-degrees-of-freedom controller is capable of decoupling tracking and disturbance rejection performance while the classical PI controller is not. Following (9), a PI controller is designed as

$$C_{PI}(s) = G_n^{\square 1} \left(2 \square_d + \frac{\left(\square_d \right)^2}{s} \right), \tag{27}$$

where ω_d rad/s is the desired nominal bandwidth. It is well-known that in case a PI controller is utilized, tracking and disturbance rejection are coupled (Zhang, Xi, Yang & Xu, 2002). Consequently, in case the controller is designed to match the tracking bandwidth of the UDE-controlled system (i.e. $\omega_d = 20\pi$ rad/s), the disturbance rejection is expected to be sacrificed. Simulation result, comparing tracking voltage error $v_0^{REF} - v_0$ of UDE and PI based controllers under the conditions of the first simulation above is shown in Fig. 17. As expected, the PI controller fails to assure decent tracking performance since the resulting disturbance rejection capabilities are insufficient.

VI. CONCLUSIONS

A method of designing a linear robust controller for nonlinear uncertain single input single output systems with external disturbances, based on Uncertainty and Disturbance Estimator theory was proposed in the paper. The approach was successfully applied to control the output voltage of a unidirectional multi-mode buck-boost converter. By quickly estimating and canceling the uncertainties and disturbances, the controller forces the system to maintain nearly nominal performance through the whole range of operating points. Despite the relatively non-trivial and complex underlying theory, the resulting controller structure turns out to be relatively simple, allowing low cost analog implementation with low part count. Extended simulation results were presented to demonstrate the feasibility of the proposed method.

ACKNOWLEDGEMENT

The research was partially supported by the Ministry of National Infrastructures, Energy and Water Resources of Israel.

References

Aharon I. & Kuperman A. (2011, January). Topological overview of powertrains for battery powered vehicles with range extenders. *IEEE Trans. Power Electron.*, 26(3), 868-876.

Aharon I. & Kuperman A. (2011, February). Battery-ultracapacitor hybrids for pulsed current loads: A review. *Renew. Sust. Energy Rev.*, 15(2), 981-992.

Aharon I., Kuperman A., & Shmilovitz D. (2015, February). Analysis of dual-carrier modulator for bidirectional non-inverting buck-boost converter. *IEEE Trans. Power Electron.*, 30(2), 840 – 848.

Aharon I., Kuperman A. & Shmilovitz D. (2013, November) Analysis of a bidirectional buck-boost converter for energy storage applications. *in Proc. 39th IECON, November 10-13, Vienna*.

Chandar T. S. & Talole S. E. (2014, August). Improving the performance of UDE-based controller using a new flter design. *Nonl. Dyn.*, 77(3), 753–768.

Chen Z. (2012, June). Double loop control of buck-boost converters for wide range of load resistance and reference voltage. *IET Control Theory and Appl.*, 6(7), 900 – 910.

Erickson R. W. & Maksimovic D. (2001, January). Fundamentals of Power Electronics Second Edition. Kluwer Academic.

Kolhe J. P., Shaheed M., Chandar T. S., & Talole S. E. (2013, January). Robust control of robot manipulators based on uncertainty and disturbance estimation. *Int. J. Robust Nonl. Contr.*, 23(1), 104–122.

Kuperman A. (2015, July). Design of α-filter-based UDE controllers considering finite control bandwidth. *Nonl. Dyn.*, 81(1), 411–416.

Kuperman A., Aharon I., Malki S. & Kara. A. (2013, February). Design of a semiactive battery-ultracapacitor hybrid energy source. *IEEE Trans. Power Electron.*, 28(2), 806–815.

Kuperman A. & Zhong Q.-C. (2011, January). Robust control of uncertain nonlinear systems with state delays based on an uncertainty and disturbance estimator. *Int. Jour. Nonl. Robust Contr.*, 21(1), 79 – 92.

Kuperman A. & Zhong Q.-C. (2013, Februray). Disturbance observer assisted robust control of wing rock motion based on contraction theory. *Simulation*, 89(9), 1128 – 1136.

Kuperman A. & Zhong Q.-C. (2015, July). UDE-based linear robust control for a class of nonlinear systems with application to wing rock motion stabilization. *Nonl. Dyn.*, 81(1), 789–799.

Lee Y. H., Huang S. C., Wang S. W., Wu W. C., Hung P. C., Ho H. H., Lai Y. T. & Chen K. H. (2012, March). Power-tracking embedded buck-boost converter with fast dynamic voltage scaling for SoC system. *IEEE Trans. Power Electron.*, 27(3), 1270–1282.

Lee Y. J., Khaligh A. & Emadi A. (2009, April). A compensation technique for smooth transitions in a noninverting buck–boost converter. *IEEE Trans. Power Electron.*, 24(4), 1002 – 1016.

Lee Y. J., Khaligh A., Chakraborty A. & Emadi A. (2009, May). Digital combination of buck and boost converters to control a positive buck–boost converter and improve the output transients. *IEEE Trans. Power Electron.*, 24(5), 1267-1279.

Leyva-Ramos J., Ortiz-Lopez M., Diaz-Saldierna L. & Morales-Saldana J. (2009, September). Switching regulator using a quadratic boost converter for wide DC conversion ratios. *IET Power Electron.*, 2(5), 605 - 613.

Linarez-Flores J., Hernandez Mendez A., Garcia-Rodriguez C. & Sira-Ramirez H. (2014, August). Robust nonlinear adaptive control of a boost converter via algebraic parameter identification. *IEEE Trans. Ind. Electron.*, 61(8), 4105 – 4114.

Linares-Flores J., Barahona-Avalos J., Sira-Ramirez H. & Contreras-Ordaz, M. (2012, June). Robust passivity-based control of a buck-boost-converter/DC-motor system: An active

disturbance rejection approach. IEEE Trans. Ind. Appl., 48(6), 2362 – 2371.

Lopez-Santos O., Martinez-Salamero L, Garcia G., Valderrama-Blavi H. & Sierra-Polanco, T. (2015, May). Robust sliding-mode control design for a voltage regulated quadratic boost converter. *IEEE Trans. Power Electron.*, 30(4), 2313 – 2327.

Maccari L., Montagner V., Pinheiro H. & Oliveira R. (2012, August). Robust H² control applied to boost converters: design, experimental validation and performance analysis. *IET Control Theory Appl.*, 6(12), 1881 – 1888.

Olalla C., Leyva R., El Aroudi A., Garces P. & Queinnec I. (2010, January). LMI robust control design for boost PWM converters. *IET Power Electron.*, 3(1), 75 - 85.

Olalla C., Leyva R., El Aroudi A., Garces P. & Queinnec I. (2009, July). Robust LQR control for PWM converters: An LMI approach. *IEEE Trans. Ind. Electron.*, 56(7), 2548 - 2558.

Phadke S. B. & Talole S. E. (2012, October). Sliding mode and inertial delay control based missile guidance. *IEEE Trans. Aerosp. Electron. Syst.*, 48(4), 3331–3346.

Restrepo C., Calvente J., Romero A., Vidal-Idiarte E. & Giral R. (2009, May) Current-mode control of a coupled inductor buck-boost DC-DC switching converter. *IEEE Trans. Power Electron.*, 27(5), 2536 – 2549.

Restrepo C., Calvente J., Cid-Pastor A., Aroudi A. E. & Giral R. (2011, September). A non-inverting buck-boost dc-dc switching converter with high efficiency and wide bandwidth. *IEEE Trans. Power Electron.*, 26(9), 2490–2503.

Sahu–B. & Rincon-Mora G. A. (2004, March). A low voltage, dynamic, noninverting, synchronous buck–boost converter for portable applications. *IEEE Trans. Power Electron.*, 19(2), 443–452.

Sitbon M., Schacham S. & Kuperman A. (2015, May). Disturbance observer based voltage regulation of current-mode-boost-converter-interfaced photovoltaic generator. *IEEE Trans*.

Ind. Electron., DOI: 10.1109/TIE.2015.2434796.

Stobart R., Kuperman A. & Zhong Q.-C. (2011, January). Uncertainty and disturbance estimator (UDE) based control of uncertain linear systems with statedelays. *Jour. Dyn. Sys. Meas. Con. - Trans. ASME*, 133(2), 1 – 6.

Su S. & Lin Y. (2011, November). Robust output tracking control of a class of non-minimum phase systems and application to VTOL aircrafts. *Int. J. Contr.*, 84(11), 1858–1872.

Su S. & Lin Y. (2013, July). Robust output tracking control for a velocity-sensorless vertical take-off and landing aircraft with input disturbances and unmatched uncertainties. *Int. J. Robust Nonl. Contr.*, 23(11), 1198–1213.

Talole S. E. & Phadke S. B. (2008, May). Model following sliding mode control based on uncertainty and disturbance estimator. *Jour. Dyn. Sys. Meas. Con. - Trans. ASME*, 130(3), 1 – 6.

Talole S. E. & Phadke S. B. (2009, October). Robust input-output linearization using uncertainty and disturbance estimation. *Int. J. Contr.*, 82(10), 1794–1803.

Talole S. E., Chandar T. S., & Kolhe J. P. (2011, May). Design and experimental validation of UDE based controller-observer structure for robust input-output linearization. *Int. J. Contr.*, 84(5), 969–984.

Wei C. L., Chen C. H., Wu K. C. & Ko I. T. (2012, December). Design of an average current mode noninverting buck-boost dc-dc converter with reduced switching and conduction losses. *IEEE Trans. Power Electron.*, 27(12), 4934–4942.

Zhang W., Xi Y., Yang G. & Xu X. (2002, October). Design PID controllers for desired time-domain or frequency-domain response. *ISA Trans.*, 41(4), 511 – 520.

Zhong Q. C. & Rees D. (2004, March). Control of uncertain LTI systems based on an uncertainty and disturbance estimator. *Jour. Dyn. Sys. Meas. Con. - Trans. ASME*, 126(1), 905-910.

Zhong Q. C., Kuperman A. & Stobart R. (2011, November). Design of UDE-based controllers from their two-degree-of-freedom nature. *Int. Jour. Nonl. Robust Contr.*, 21(17), 1994 – 2008.






Fig. 1. Typical cascaded control structure of a power converter




Fig. 2. Multimode noninverting unidirectional DC-DC converter




Fig. 3. Modulator structure (top) and corresponding waveforms (bottom).




Fig. 4. Average model of the converter




Fig. 5. UDE-based controller block diagram




Fig. 6. UDE-based controller block diagram with k=0, suitable for single operational amplifier analog implementation




Fig. 7. Overall UDE controller based control-oriented closed loop diagram




Fig. 8. Frequency responses of filters Z_m and Z_1 - Z_3




Fig. 9. Frequency response of TUD shaping filter Z_{12}




Fig. 10. Frequency response of noise shaping filter Z_{I3}




Fig. 11. Family of the plant Bode diagrams




Fig. 12. Family of the loop gain Bode diagrams




Fig. 13. Family of the tracking transfer function Bode diagrams




Fig. 14. PSIM simulation setup




Fig. 15. Disturbance rejection simulation results (from top to bottom): Load current; Input voltage; Reference and output voltages; Reference and inductor currents.




Fig. 16. Tracking simulation results (from top to bottom): Load current; Input voltage; Reference and output voltages; Reference and inductor currents.




Fig. 17. Output voltage tracking error of 20π rad/s bandwidth UDE and PI controllers

TABLE I CONVERTER COMPONENTS VALUES

Parameter	Value	Units
Inductance L	0.1	mН
ESR(L)	5	mΩ
Capacitance C	940	μF
ESR(C)	1	mΩ
$R_{DSon}(T_1)$	20	mΩ
$R_{DSon}(T_2)$	20	mΩ
$V_{Don}(D_1)$	0.5	V
V _{Don} (D ₂)	0.5	V
Switching frequency F _s	100	kHz