

EE 224
DIGITAL SYSTEMS
COURSE PROJECT
(Pen Paper)

Guide: Prof. Virendra Singh

TEAM MEMBERS:

Maitranya Mahesh Patil (23B1239)

Prathmesh Santosh Baral (23B1260)

Piyush Manish Gube (23B1222)


Vishnu Bijarniya (23B1251)

TABLE OF CONTENTS


1. State Descriptions _____
2. State Flow _____
3. FSM _____
4. Circuit Diagram _____
5. Control Signals _____

STATE DESCRIPTION


ADD/SUB/MUL/AND/OR/IMP




LOAD (LW)



STORE (SW)




BEQ




1s → 1 bit shift (to left and add 0 at last)


ADD Immediate




JAL




JLR




J



LHI




LLI




STATE FLOW


ALU




LOAD




STORE




BEQ




ADI




JAL




JLR




J




LHI




LLI




FSM






* Register file





* Register (16 bit)




*ALU

• Add, Sub




• Multiplication




P2	R	P0	Operation
0	0	0	Add
0	0	1	—
0	1	0	SUB
0	1	1	MUL
1	0	0	AND
1	0	1	OR
1	1	0	IMP
1	1	1	—


• Bitwise AND gate



• Bitwise OR gate



• Bitwise Implication (A → B)



CONTROL SIGNALS

	PC-en	IR-en	T ₁ -en	T ₂ -en	RF-en	Mem-Read	Mem-Write	M ₀ M ₁	M ₂	M ₃	M ₄	M ₅ M ₆	M ₇ M ₈	M ₉ M ₁₀	M ₁₁
S ₀	1	1				1		0 0	1	0	0				
S ₁			1	1								1 0			
S ₂			1					0 1	0			0 0			
S ₃					1								1 1	0 1	
S ₄			1					1 0	0						1
S ₅			1			1					1	0 1			
S ₆					1								1 1	0 0	
S ₇							1				1				
S ₈			1					0 1	0			0 0			
S ₉	1							1 0	1	0					0
S ₁₀					1								1 1	1 0	
S ₁₁					1								1 0	0 0	
S ₁₂	1									1					
S ₁₃	1							1 1	1	0					
S ₁₄					1								0 0	0 0	
S ₁₅					1								0 1	0 0	

THANK YOU