

### CHITTAGONG UNIVERSITY OF ENGINEERING & TECHNOLOGY

# DEPARTMENT OF ELECTRONICS AND TELECOMMUNICATION ENGINEERING

# TITLE OF THE PROJECT

Design and Implementation of a SAP-1 Architecture with Control Sequencer Using Logisim Evolution

COURSE NO : ETE 404

**COURSE TITLE** : VLSI Technology Sessional

LEVEL : 4 TERM : I

### **Submitted By**

Maitri Chowdhury Achal Student ID: 2008035

### **Submitted To**

Arif Istiaque
Lecturer
Department of Electronics and
Telecommunication Engineering
Chittagong University of
Engineering and Technology

# **Contents**

1	Project Overview	2			
2	Objectives	2			
3	Key Features	3			
4	Architecture and Functional Block Analysis	4			
	4.1 System Architecture Overview	4			
	4.2 Register Implementation (A, B)	5			
	4.3 Program Counter (PC) Implementation	6			
	4.4 Memory System and Address Register	7			
	4.5 Instruction Register and Opcode Decoder	9			
	4.6 Arithmetic Logic Unit (ALU) Implementation	10			
	4.7 Boot/Loader Counter and Phase Generation	11			
5	Control System Design	12			
	5.1 Timing Control Generator	14			
	5.2 Automatic Operation Control Logic	15			
	5.3 Manual/Loader Operation Control	16			
6	Instruction Set Architecture	17			
	5.1 Instruction Encoding Scheme	17			
	6.2 Assembler	18			
7	Operation:	19			
	7.1 Fetch–Decode–Execute Cycle	19			
	7.2 Running the CPU in Manual Mode	19			
	7.3 Running the CPU in Automatic Mode (JMP + ADD Program)	21			
8	Future Improvement	25			
9	Conclusion	26			
10	0 Video Tutorial				
11	11 GitHub Repository				

# 1 Project Overview

This document presents the detailed design and implementation of an enhanced 8-bit SAP-1 (Simple As Possible) computer architecture using Logisim Evolution as the development platform. The system preserves the classical single-bus structure of the original SAP-1 design while extending its functionality through hardwired control logic and a broader instruction set including LDA, LDB, ADD, SUB, STA, JMP, and HLT. The architecture supports two modes of operation: in automatic mode, program execution follows a fetch-decode-execute sequence managed by a six-stage ring counter (T1-T6) in coordination with an opcode decoder, while manual/loader mode enables safe transfer of programs from ROM to RAM for testing and educational purposes. The control sequencer ensures proper single-driver bus operation by generating non-overlapping control signals for each timing phase. To support program development, a lightweight web-based assembler was created to convert human-readable assembly code (with ORG and DEC directives) into Logisim-compatible hexadecimal images. Verification of the system was carried out through arithmetic and control-flow test programs, which demonstrated correct micro-operation timing, with memory-based instructions completing within T5 cycles. The results confirmed accurate execution and correct storage of computed values, establishing the design as a reliable and extensible framework for undergraduate learning in processor control and micro-architecture.

# 2 Objectives

- To develop an improved SAP-1 (Simple As Possible) 8-bit computer system in Logisim Evolution, incorporating extensions that support educational demonstration and system-level analysis.
- To structure the design around a classical single-bus architecture with an 8-bit data path, a 4-bit address space providing 16 bytes of memory, and a hardwired control sequencer managing the fetch-decode-execute cycle.
- To provide two modes of operation:
  - Automatic execution mode, driven by a six-stage ring counter (T1–T6) and an opcode decoder to ensure precise instruction sequencing.
  - Manual/Loader mode, enabling safe and controlled program loading into RAM from ROM or manual inputs through debug signaling and loader handshake mechanisms.
- To design a datapath integrating dual 8-bit registers (accumulator and B register), a ripple-carry ALU supporting ADD and SUB operations, a 4-bit program counter with increment and direct load capability, a 4-bit memory address register, a 16×8 SRAM unit, and an instruction register divided into opcode and operand sections, while enforcing strict single-driver bus discipline for reliable execution.

# 3 Key Features

The enhanced SAP-1 system developed in this project includes the following key features:

- Extended SAP-1 Architecture: Single shared 8-bit data bus with a 4-bit address space (16 bytes). Implements hardwired control for clarity and didactic use.
- Instruction Set: Supports LDA, LDB, ADD, SUB, STA, JMP, and HLT instructions.
- Dual Operating Modes:
  - Automatic execution mode with a six-stage ring counter (T1–T6) and opcode decoder controlling fetch–decode–execute sequencing.
  - Manual/Loader mode allowing safe ROM-to-RAM or manual program loading using debug signaling and handshake protocols.
- Hardwired Control Unit: Combines timing signals from the ring counter with opcode decoding to produce control signals such as pc\_out, pc\_en, mar\_in\_en, sram\_rd, sram\_wr, ins\_reg\_in\_en, ins\_reg\_out\_en, a.in, a\_out, b\_in, b\_out, alu\_out, alu\_sub, jump\_en, and hlt.
- **Strict Bus Discipline:** All bus sources are tri-stated; only one can drive the bus at any T-state, preventing contention.
- **Datapath Components:** Includes accumulator and B registers, a ripple-carry ALU for addition and subtraction, a 4-bit Program Counter (increment/jump), a 4-bit Memory Address Register, 16×8 SRAM, and an Instruction Register divided into opcode and operand fields.
- **Opcode Decoder:** A 4-to-16 decoder generating one-hot signals (insLDA, insLDB, insADD, insSUB, insSTA, insJMP, insHLT).
- Precise Timing:
  - Fetch sequence: T1 (PC→MAR), T2 (RAM→IR), T3 (PC increment).
  - Memory-operand instructions (LDA/LDB/STA) complete by T5.
  - ALU operations (ADD/SUB) execute in T4.
  - JMP loads the PC at T4; HLT stops the ring counter at T4.
- **Assembler Support:** A lightweight web tool converts assembly (ORG, DEC, mnemonics) into Logisim-compatible HEX format for direct ROM/RAM loading.
- **Verification-Friendly:** Designed for step-by-step simulation with probes for PC, MAR, IR, registers, ALU output, bus, and SRAM states.
- Extensible Template: The clean control matrix and opcode decoder allow easy extension for new instructions or status flags in future work.

# 4 Architecture and Functional Block Analysis

# 4.1 System Architecture Overview

The processor architecture uses a unified single-bus design with an 8-bit data pathway controlled by tri-state sources. Bus arbitration ensures that only one driver is active during each T-state, with possible drivers including pc\_out, sram\_rd, ins\_reg\_out\_en, a\_out, b\_out, alu\_out, and sh\_out. Bus listener components such as mar\_in\_en, ins\_reg\_in\_en, a\_in, b\_in, and sram\_wr allow selective data capture when required.




Figure 1: Automatic mode operation of the control sequencer showing fetch-decode-execute sequencing.




Figure 2: Manual/Loader mode operation of the control sequencer showing secure program loading with debug and handshake signals.

## 4.2 Register Implementation (A, B)

The A and B registers are realized using standardized reg\_gp modules, each capable of storing 8-bit data. The design incorporates three distinct interfaces that enable efficient communication within the datapath:

- 1. **Input Interface**: The reg\_in lines are connected to the system bus, with data transfers governed by the a\_in and b\_in control signals. This mechanism ensures proper latching of data into the respective registers.
- 2. **Output Interface**: The reg\_out lines provide bus-driving capability through tri-state logic. The a\_out and b\_out signals activate this interface, allowing controlled data placement onto the system bus.
- 3. **Internal Interface**: The reg\_int\_out lines offer continuous data availability to the Arithmetic Logic Unit (ALU) without engaging the shared bus. This feature enables direct computational access and eliminates unnecessary bus utilization.




Figure 3: Schematic representation of the A/B register subsystem, highlighting input, output, and internal interfaces with tri-state control and direct datapath connectivity.

This structured interface arrangement allows the ALU to access register contents directly, thereby enhancing execution efficiency while preserving strict single-driver bus discipline.

# 4.3 Program Counter (PC) Implementation

The **Program Counter (PC)** is designed with dual operational modes that enable both sequential execution and program flow control. Its functionality can be described as follows:

- Increment Mode: At timing state T3, when  $pc_en = 1$ , the counter updates as  $PC \leftarrow PC + 1$ , thereby supporting sequential instruction progression.
- **Jump Mode:** During the execution of a JMP instruction, at timing state T4, when jump\_en = 1, the lower nibble of the Instruction Register (IR) is placed on the system bus and loaded into the PC. This allows program control to be transferred to the specified target address.
- **Bus Interface:** At timing state T1, when pc\_out = 1, the current PC value is driven onto the system bus and loaded into the Memory Address Register (MAR), thereby initiating the instruction fetch cycle.




Figure 4: Program Counter (PC) circuit implementation using JK flip-flops, showing clock input, reset, enable control, and bus output interface (pc\_value, pc\_out) for instruction sequencing.




Figure 5: Program Counter implementation showcasing dual operational modes, including sequential increment and direct load functionality, to ensure comprehensive program flow control.

# 4.4 Memory System and Address Register

The memory subsystem includes a 4-bit Memory Address Register (MAR) which captures addresses from the system bus under the control of mar\_in\_en.

- **Instruction Fetching:** During the T1 phase, the signals pc\_out and mar\_in\_en load the program counter value into the MAR, enabling instruction fetch.
- Operand Addressing: During the T4 phase of LDA, LDB, STA, or JMP instructions, ins\_reg\_out\_en together with mar\_in\_en transfers the operand address (IR[3:0]) into the MAR.

The SRAM operates in two modes:

- **Read Mode:** When sram\_rd = 1, the value stored at RAM[MAR] is placed on the bus during T2 for instruction fetch and during T5 for LDA and LDB instructions.
- Write Mode: When sram\_wr = 1, the data on the bus is written into RAM[MAR] during the T5 phase of the STA instruction.




Figure 6: Register-based memory element showing data input (data\_in), write enable (wr\_en), read enable (rd\_en), clock, and chip select (cs) control signals. The stored value is available as memory\_content, while the output to the bus is provided through data\_out.




Figure 7: Memory subsystem showing MAR operation and SRAM interface with read/write timing for reliable data access.

## 4.5 Instruction Register and Opcode Decoder

The Instruction Register (IR) is designed with a dual functional role, enabling both instruction storage and operand handling. Its operation can be described as follows:

- **Instruction Loading**: During the T2 phase, the signals sram\_rd=1 and ins\_reg\_in\_en=1 activate the transfer IR  $\leftarrow$  M[MAR], thereby capturing the instruction from memory.
- Opcode Handling: The upper nibble of the register, IR[7:4], is routed to the opcode decoder (ins\_tab), which generates one-hot control signals corresponding to the decoded instruction.
- Operand Handling: The lower nibble, IR[3:0], can be placed onto the system bus when ins\_reg\_out\_en=1 is asserted, typically during T4, to provide operand addresses or target values required by memory and jump instructions.




Figure 8: Architecture of the instruction register and opcode decoder, showing instruction loading, opcode routing to the decoder, and operand forwarding for execution.

The opcode decoder (ins\_tab) implements a 4-to-16 decoding scheme, producing one-hot activation lines such as insLDA, insLDB, insADD, insSUB, insSTA, insJMP, insHLT, with additional unused outputs reserved for future instruction set expansion.

## 4.6 Arithmetic Logic Unit (ALU) Implementation

The **ALU subsystem** performs 8-bit arithmetic processing and is characterized by the following operational features:

- **Input Sources:** The operands are directly supplied from A.reg\_int\_out and B.reg\_int\_out, enabling register-level access without requiring bus utilization.
- Operation Control: The control signal alu\_sub = 1 selects the subtraction operation A B; otherwise, the addition operation A + B is executed. This binary control allows minimal logic overhead while maintaining flexible arithmetic capability.
- Execution Protocol: During the T4 phase, when a\_out = 1, b\_out = 1, alu\_out = 1, and a\_in = 1, the ALU performs the operation in a single step as  $A \leftarrow A \pm B$ . This protocol ensures exclusive ALU bus driving and supports efficient one-cycle execution.
- **Architectural Design:** The ALU is implemented using a ripple-carry adder structure with integrated control logic for mode selection. While this approach maintains hardware simplicity, it introduces a carry propagation delay that scales linearly with operand width. For the current 8-bit design, this delay remains within acceptable performance limits.
- **Bus Interface:** The ALU output is enabled onto the system bus only when alu\_out = 1, ensuring strict bus discipline and preventing contention with other subsystems. This tri-state interfacing mechanism maintains the integrity of shared data transfers.




Figure 9: Arithmetic Logic Unit (ALU) implementation illustrating a ripple-carry architecture with a tri-state bus interface and structured operation control, enabling efficient and reliable 8-bit arithmetic processing.

### 4.7 Boot/Loader Counter and Phase Generation

The boot/loader subsystem (ins\_loader) is responsible for secure transfer of program data from ROM to RAM during Manual/Loader mode. Its operation can be characterized through the following functions:

- Functional Role: Provides safe program loading from ROM to RAM when the system is placed in Manual/Loader mode (debug=1), ensuring normal fetch-execute logic is disabled during this process.
- **Input Interface**: Accepts standard control signals including clk, bc\_reset for counter reset, bc\_en for count enable, and the debug signal for mode selection.
- Address Sequencing: Employs a 4-bit CTR4 counter configured for upward counting, producing sequential addresses bc\_address [3:0] ranging from 0000 to 1111 for systematic RAM write operations.
- **Phase Control**: Utilizes a D flip-flop with feedback inversion to generate two non-overlapping clock phases ( $\Phi$  and  $\neg \Phi$ ), which synchronize data transfer and ensure contention-free operation.




Figure 10: Architecture of the boot/loader subsystem, showing sequential address generation and dual-phase clocking for reliable ROM-to-RAM transfer in Manual/Loader mode.

# 5 Control System Design

The **control unit architecture** translates individual instructions into precisely timed control pulse sequences that (a) ensure exclusive bus driver activation and (b) enable appropriate latch operations during each T-state period. The control subsystem incorporates:

- Ring Counter (rc) generating timing states T1..T6
- Opcode Decoder (ins\_tab) producing activation lines for instruction-specific microoperations
- Mode Control Inputs: debug (manual/loader selection), i1/i2 (loader handshake protocols), defining cpu\_mode = ~debug with loader masking via ~i2

The **control sequencer implementation** operates through dual paradigms corresponding to the system's **Manual Mode** and **Automatic Execution Mode**. Each operational mode applies distinct control pathways optimized for its intended functionality while maintaining strict signal integrity and timing synchronization.




Figure 11: Manual mode control sequencer architecture supporting ADD instruction execution with basic timing coordination for step-wise validation.

The **Manual mode control sequencer** provides a simplified execution pathway, supporting only the ADD instruction. This minimal configuration is intended for step-wise verification and manual debugging of instruction flow, allowing clear observation of bus activity and control signal sequencing during arithmetic operation.




Figure 12: Automatic mode control sequencer demonstrating full instruction set support with ADD, SUB, and JMP execution pathways using hardwired control logic.

The Automatic mode control sequencer manages the complete fetch-decode-execute cycle and supports ADD, SUB, and JMP instructions. Instruction execution is orchestrated by combining ring counter timing states with opcode decoding logic, producing deterministic micro-operation sequences. This implementation provides comprehensive instruction execution capabilities with efficient bus utilization and precise timing coordination across all program phases.

## **5.1** Timing Control Generator

The timing subsystem employs a ring counter that generates six distinct phases (T1–T6), which collectively orchestrate the fetch–decode–execute cycle. This arrangement provides deterministic sequencing of micro-operations and ensures proper synchronization between datapath components.




Figure 13: Six-phase ring counter implementation for timing control, enabling systematic fetch–decode–execute sequencing and precise micro-operation coordination.

The operation of the ring counter can be classified into two major categories: the universal fetch sequence, common to all instructions, and instruction-specific execution sequences.

### **Universal Fetch Sequence**

For every instruction, the following sequence is applied:

- T1: The program counter output (pc\_out) is enabled and the memory address register (mar\_in\_en) captures its value, resulting in MAR ← PC.
- T2: A memory read operation (sram\_rd) is initiated and the instruction register input enable (ins\_reg\_in\_en) is asserted, transferring IR ← M[MAR].
- T3: The program counter is incremented via pc\_en, updating its value as PC ← PC
   + 1.

### **Representative Execute Sequences**

Execution timing varies according to instruction type. Representative cases include:

#### 1. LDA addr:

- **T4**: The operand address (IR[3:0]) is placed on the bus (ins\_reg\_out\_en) and loaded into the memory address register (mar\_in\_en), executing MAR ← IR[3:0].
- T5: The memory value is read (sram\_rd) and latched into register A (a\_in), performing A ← M[MAR].
- 2. **ADD**: **T4**: The A and B register outputs (a\_out, b\_out) drive the ALU, whose output (alu\_out) is fed back into register A (a\_in) with subtraction disabled (alu\_sub=0).

- 3. **SUB**: **T4**: Similar to ADD, except with subtraction enabled (alu\_sub=1), performing A ← A { B.
- 4. **JMP addr**: **T4**: The operand (IR[3:0]) is placed onto the bus (ins\_reg\_out\_en) and loaded into the program counter (pc\_en), executing PC ← IR[3:0].

# 5.2 Automatic Operation Control Logic

The **control equation implementation** defines **core minterms** with C = cpu\_mode = ~debug and L = ~i2 (loader idle):




Figure 14: Gate-level control matrix demonstrating comprehensive control equation implementation with automatic mode logic and precise timing coordination for instruction execution sequencing.

### Listing 1: Fetch Control Equations

### Listing 2: ALU and Register Control Equations

```
alu_out = T4 & C & (insADD | insSUB)
alu_sub = T4 & C & insSUB
a_in = (T5 & C & insLDA) | (T4 & C & (insADD | insSUB))
b_in = T5 & C & insLDB
a_out = (T4 & C & (insADD | insSUB)) | (T5 & C & insSTA)
b_out = T4 & C & (insADD | insSUB)
```

## 5.3 Manual/Loader Operation Control

In Manual/Loader mode, the control mechanism relies on the debug=1 signal, which masks the normal CPU fetch-decode-execute logic. This ensures that the processor's standard operation is suspended while external program loading is performed safely.




Figure 15: Architecture of the Manual/Loader control system, illustrating debug-based masking and handshake signaling for secure and conflict-free program loading.

Program transfer is coordinated using a handshake protocol. The signals i1 and i2 govern the sequence of operations, where i1 enables address placement into the Memory Address Register (MAR), and i2 activates write operations into SRAM. This stepwise handshake process guarantees that memory loading occurs without contention, while the debug masking mechanism prevents interference from the normal CPU execution path.

# **6** Instruction Set Architecture

# **6.1 Instruction Encoding Scheme**

The instruction encoding system utilizes upper nibble = IR[7:4] for opcode specification and lower nibble for 4-bit operand/address when required:

Table 1: Instruction Set & Program

Address	Instruction	Hex	Mnemonic & Explanation
00000000	00011101	1D	LDA 13 (Load A from M[13])
00000001	00101110	2E	LDB 14 (Load B from M[14])
00000010	01100101	65	JMP 5 (PC ← 5)
00000011	00110000	30	$ADD (A \leftarrow A + B)$
00000100	01011111	5F	STA 15 (M[15] ← A)
00000101	11110000	F0	HLT (Stop execution)

Table 2: Data Values in RAM

Address (Binary)	Data (Binary)	Decimal	Hex
00001101	00100011	35	23
00001110	00011001	25	19

### 6.2 Assembler

The assembler translates SAP-1 assembly language programs into machine code (hexadecimal) suitable for execution in Logisim. It supports instructions such as LDA, LDB, ADD, SUB, STA, JMP, and HLT, along with directives like ORG and DEC. The tool automatically generates Logisim-compatible v2.0 raw hex output, avoiding manual conversion errors. This enables efficient program development, testing, and debugging of the SAP-1 system.




Figure 16: Web-based SAP-1 assembler interface converting assembly instructions into Logisim-compatible hexadecimal code.

Table 3: Examples of Assembly Programs and Corresponding Hex Codes

Example	Assembly Code	Hex Code
ADD Program	LDA 13, LDB 14, ADD, STA 15, HLT, ORG 13, DEC 35, DEC 25	1D 2E 30 5F F0 00 00 00 00 00 00 00 00 23 19 00
JMP + ADD Program	LDA 13, LDB 14, JMP 5, ORG 5, ADD, STA 15, HLT, ORG 13, DEC 35, DEC 25	1D 2E 65 00 00 30 5F F0 00 00 00 00 00 23 19 00

# 7 Operation:

The CPU functions through a repetitive sequence of operations controlled by the system clock, commonly known as the *fetch-decode-execute cycle*. This process can be divided into three main stages:

## 7.1 Fetch–Decode–Execute Cycle

#### **Fetch**

- **T1:** The Program Counter (PC) outputs the current instruction address onto the bus, which is then stored in the Memory Address Register (MAR).
- T2: The memory unit provides the instruction stored at the MAR address onto the data bus, and the Instruction Register (IR) captures this instruction.
- T3: The PC is incremented so it is ready to point to the next instruction in sequence.

#### **Decode**

The opcode portion of the IR is forwarded to the instruction decoder, which activates the appropriate control line (e.g., LDA, ADD). This decoded output, combined with the active timing state (T-state), defines the exact set of control signals required for execution.

#### **Execute**

The control unit asserts the relevant signals to carry out the micro-operations of the decoded instruction. The number of clock states required depends on the instruction type—for example, LDA typically requires two states, ADD also takes two, while HLT completes in a single state.

This cycle continues automatically, instruction by instruction, until a HLT command is reached, at which point the CPU halts and the state counter is stopped.

### 7.2 Running the CPU in Manual Mode

To run the SAP-1 CPU in *Manual/Loader mode*, the following steps are followed:

#### - Initial Setup:

- \* Ensure the debug pin is OFF (LOW) to enable automated control.
- \* Pulse the pc\_reset pin once to reset the Program Counter (PC) to 0000.
- \* Ensure the main clock (clk) is OFF. For step-by-step execution, use the manual clock button.
- \* Set the cs\_en pin to ON (HIGH) to enable the circuit.

### - Program the RAM (Debug Mode):

\* Turn ON the debug pin (HIGH). This enables manual RAM programming.

- \* For each instruction/data:
  - · Set address: Use debug\_data to define the 8-bit memory address.
  - · Load address into MAR: Pulse mar\_in\_en\_manual.
  - · Set instruction/data: Use debug\_data to provide the 8-bit value.
  - · Write to RAM: Pulse sram\_wr\_manual.
- \* After all instructions/data are loaded, turn OFF the debug pin (LOW).
- \* Pulse pc\_reset to reset PC to 0000 for program execution.

### - Run the Program:

- \* Manual stepping: Press the clk button repeatedly to step through the Fetch–Decode–Execute cycle, observing PC, MAR, IR, A/B registers, and RAM.
- \* Continuous run: Enable the continuous clock source for automated execution.
- Observe HLT: When the HLT instruction is reached, the CPU halts, stopping the clock or state counter.
- **Verify Results:** Check RAM address 00001111 (decimal 15). The expected content is 00111100 (decimal 60), obtained from adding decimal 35 and decimal 25.




Figure 17: SAP-1 CPU circuit implementation in Logisim Evolution, highlighting debug signals, control pins, and RAM verification for program execution.

## 7.3 Running the CPU in Automatic Mode (JMP + ADD Program)

To execute the CPU in automatic mode using the program with JMP and ADD instructions, follow the procedure below:

#### 1. Initial Setup

- (a) Ensure the debug pin is set to LOW.
- (b) Ensure the main clock (clk) is OFF.
- (c) Pulse the pc\_reset pin once to reset the Program Counter to 0000.

### 2. Program the ROM

- (a) Right-click the ROM component and select Edit Contents....
- (b) Enter the following hex code sequence into the ROM memory:

1D 2E 65 00 00 30 5F F0 00 00 00 00 00 23 19 00

(c) Alternatively, upload the prepared instruction\_code\_jmp\_add file (if provided).

#### 3. Load Program to RAM (Bootloader Mode)

- (a) Set the debug pin to HIGH. The Code Loading Mode LED will turn ON.
- (b) With each clk pulse, the CPU will copy the program from ROM into RAM. Two clock pulses are required per instruction/data value.
- (c) Allow the CPU to complete writing all instructions and data into RAM.
- (d) Observe MAR and Data Bus activity on the 7-segment displays during this phase.

### 4. Stop the Bootloader

- (a) Set the debug pin back to LOW.
- (b) Pulse the main clk once to ensure the bootloader process stops fully.

### 5. Run the Program

- (a) Pulse pc\_reset again to reset the Program Counter to 0000.
- (b) Provide clock pulses (manual clicking or continuous clock) to let the CPU execute.
- (c) Observe PC, MAR, IR, Register A, and Register B values in the 7-segment displays through the Fetch–Decode–Execute cycle.
- (d) Execution sequence:
  - Fetch LDA(13), load value at address 13 into Register A.
  - Fetch LDA(14), load value at address 14 into Register B.
  - Execute JMP 5, program counter jumps to address 5.
  - At address 5, execute ADD (Register A + Register B).
  - Execute STA(15), store the result into address 15.
  - Execute HLT, stopping the CPU.

### 6. Verify Result

- (a) After execution, check RAM at address 1111 (decimal 15).
- (b) Expected result: Register A and RAM[15] contain the sum of DEC 35 (0x23) and DEC 25 (0x19), i.e., 0x3C (60 decimal).




Figure 18: After loading all instruction and data values into RAM memory.




Figure 19: After executing LDA 13: the value 35 is loaded from memory address 13 into Register A.




Figure 20: After executing LDA 14: the value 25 is loaded from memory address 14 into Register B.




Figure 21: After executing JMP 5: the Program Counter is updated to address 5, redirecting the execution flow.




Figure 22: After executing ADD: the contents of Register A and Register B are added, and the result (60) is stored back into Register A.




Figure 23: After executing STA 15: the result from Register A (60) is written into memory address 15.

# **8 Future Improvement**

Although the enhanced SAP-1 processor design achieves its intended educational objectives, several opportunities exist for further refinement and extension. These improvements can be grouped into three broad categories: architectural enhancements, instruction set expansion, and toolchain development.

Architectural Enhancements: Future implementations could incorporate condition code registers and status flags such as Zero (Z), Carry (C), Negative (N), and Overflow (V). These additions would enable the design of conditional branch instructions (e.g., JZ, JC, JN, JO), greatly improving program control flow. Furthermore, expanding the memory architecture from 16 bytes to 256 bytes or beyond, along with multi-byte addressing capability, would allow for larger and more complex programs. The adoption of pipelined or parallel execution techniques could also be explored to increase performance, introducing students to modern processor design practices.

**Instruction Set Expansion:** At present, the processor supports a limited set of instructions. Introducing immediate data loading, stack operations (PUSH/POP), and extended arithmetic (multiplication/division) would broaden computational capability. With the integration of status flags, conditional jump instructions could be implemented, laying the foundation for structured programming. Additionally, exploring shift, rotate, and logical operations (AND, OR, XOR, NOT) would further enrich the processor's functionality and educational scope.

**Control System Evolution:** While the current system uses hardwired control logic for clarity, future designs could adopt a microcoded control unit. A microprogrammed architecture would simplify the addition of new instructions, enable more flexible timing control, and allow rapid prototyping of experimental instruction sets. Such an approach would provide a bridge between simple educational models and the more advanced processors used in real-world applications.

Assembler and Toolchain Development: The assembler used in this project can be extended to support symbolic labels, macros, and expression evaluation, making program development more user-friendly. Multiple output formats could be supported (e.g., Intel HEX, binary images) to increase compatibility with other simulation and hardware platforms. An integrated development environment (IDE) with features such as syntax highlighting, error detection, and direct Logisim interaction would further enhance usability.

**Educational Extensions:** Beyond technical improvements, the platform could be expanded into a teaching ecosystem. Visualization tools for real-time bus activity, timing diagrams, and memory/register states would help students better understand instruction execution. Laboratory experiments could include design challenges where students add their own instructions or modify datapath elements, fostering creativity and deeper engagement.

In summary, these future improvements would transform the enhanced SAP-1 into a more powerful, flexible, and scalable learning platform. They would also provide a solid foundation for bridging undergraduate education with advanced research in processor design, architecture optimization, and computer engineering practices.

# 9 Conclusion

The enhanced SAP-1 project demonstrates how classical processor design principles can be effectively combined with modern simulation-based tools to create a practical and pedagogical computing model. By integrating dual operational modes, extending the instruction set, and implementing a structured hardwired control sequencer, the system successfully balances technical rigor with educational clarity. Program-level validation confirmed the correctness of the datapath, timing sequences, and control logic, thereby proving the robustness of the design.

From an educational standpoint, this project provides students with direct exposure to the core building blocks of a processor, including instruction encoding, bus arbitration, and micro-operation sequencing. Such hands-on experience bridges theoretical coursework with practical application, helping learners to visualize how high-level program instructions are decomposed into machine-level operations. The modular design also makes the architecture easily extendable, offering an ideal platform for classroom demonstrations, laboratory experiments, and independent exploration.

Beyond its academic role, the processor serves as a foundation for further research in processor design and optimization. Potential extensions such as introducing status flags, conditional branching, or adopting a microcoded control unit would elevate the system toward more advanced architectures. Likewise, enhancements in memory addressing, instruction set richness, and assembler functionality would provide new opportunities for experimentation and scalability.

In conclusion, this work highlights the enduring relevance of foundational processor concepts while providing an adaptable and extensible framework for both teaching and research. The enhanced SAP-1 not only reinforces key principles of computer architecture but also establishes a flexible platform capable of evolving with future advancements in processor design methodologies and educational practices.

### 10 Video Tutorial

A complete step-by-step video demonstration of this project has been recorded for better understanding. The tutorial can be accessed at the following link:

SAP-1-CPU-Tutorial

# 11 GitHub Repository

The complete Logisim design files, assembler code, and related resources for this project are available on GitHub. You can access the repository at the following link:

GitHub Repository Link