



SoC design with PicoBlaze IP-core

On DS3Estarter Platform Board

Objective: designing a simple SoPC



Lab Board: Digilent S3E Starter Kit*



*check
complete
datasheet in
aulavirtual
for detailed
info

Lab Board: Digilent S3E Starter Kit





Figure 2-1: Four Slide Switches

When in the UP or ON position, a switch connects the FPGA pin to 3.3V, a logic High.




Notes:

1. All BTN_* push-button inputs require an internal pull-down resistor.
2. BTN_SOUTH is also used as a soft reset in some FPGA applications.

Figure 2-3: Four Push-Button Switches Surround Rotary Push-Button Switch


Lab Board: Digilent S3E Starter Kit



UG230_c3_01_030306

Figure 3-1: Available Clock Inputs

Lab Board: Digilent S3E Starter Kit




UG230_c4_01_022006

Figure 4-1: Spartan-3E Starter Kit FPGA Configuration Options

Lab Board: Digilent S3E Starter Kit

Configuration Mode Jumper Settings (Header J30)

Select between three on-board configuration sources



Lab Board: Digilent S3E Starter Kit








Table 6-1: 3-Bit Display Color Codes

VGA_RED	VGA_GREEN	VGA_BLUE	Resulting Color
0	0	0	Black
0	0	1	Blue
0	1	0	Green
0	1	1	Cyan
1	0	0	Red
1	0	1	Magenta
1	1	0	Yellow
1	1	1	White

Lab Board: Digilent S3E Starter Kit



Lab Board: Digilent S3E Starter Kit



Lab Board: Digilent S3E Starter Kit

6-pin DAC Header (J5)

Linear Tech LTC2624 Quad DAC

SPI_MOSI: (T4)
SPI_MISO: (N10)
SPI_SCK: (U16)
DAC_CS: (N8)
DAC_CLR: (P8)

6-pin ADC Header (J7)

Linear Tech LTC1407A-1 Dual A/D

SPI_SCK: (U16)
AD_CONV: (P11)
SPI_MISO: (N10)

Linear Tech LTC6912-1 Dual Amp

SPI_MOSI: (T4)
AMP_CS: (N7)
SPI_SCK: (U16)
AMP_SHDN: (P7)
AMP_DOUT: (E18)



Lab Board: Digilent S3E Starter Kit




Figure 14-1: 10/100 Ethernet PHY with RJ-45 Connector




Figure 14-2: FPGA Connects to Ethernet PHY via MII

Lab Board: Digilent S3E Starter Kit

Jumper JP9, I/O Bank 0 Voltage
Default is 3.3V, set to 2.5V for differential I/O

J6 Probe Landing Pads
Connectorless logic analyzer probes

Hirose 100-pin FX2 Connector, J3
43 I/O connections, high-performance

J1 6-pin Accessory Header


J2 6-pin Accessory Header

J4 6-pin Accessory Header


Figure 15-1: Expansion Headers

UG230_c12_01_030606


Architecture of a PicoBlaze based SoPC




Example: simplest system (“hello world” lab)




Adding more peripherals




Adding more peripherals: tristated bus



Adding more peripherals: multiplexed bus



PicoBlaze Architecture




Instruction Set

Control de Programa	Lógicas	Aritméticas
JUMP dir	LOAD sX,cte	ADD sX,cte
JUMP Z,dir	AND sX,cte	ADDCY sX,cte
JUMP NZ,dir	OR sX,cte	SUB sX,cte
JUMP C,dir	XOR sX,cte	SUBCY sX,cte
JUMP NC,dir	* TEST sX,cte	* COMPARE sX,cte
CALL dir	LOAD sX,sY	ADD sX,sY
CALL Z,dir	AND sX, sY	ADDCY sX, sY
CALL NZ,dir	OR sX, sY	SUB sX, sY
CALL C,dir	XOR sX, sY	SUBCY sX, sY
CALL NC,dir	* TEST sX, sY	* COMPARE sX, sY
RETURN		
RETURN Z		
RETURN NZ		
RETURN C		
RETURN NC		
	Desplazamiento/Rotación	Almacenamiento
	SR0 sX	* FETCH sX,sdir
	SR1 sX	* FETCH sX, (sY)
	SRX sX	* STORE sX,sdir
	SRA sX	* STORE sX, (sY)
	RR sX	
	SL0 sX	
	SL1 sX	
	SLX sX	
	SLA sX	
	RL sX	
Entrada/Salida		Interrupciones
INPUT sX,puerto		RETURNI ENABLE
INPUT sX, (sY)		RETURNI DISABLE
OUTPUT sX,puerto		ENABLE INTERRUPT
OUTPUT sX, (sY)		DISABLE INTERRUPT

Tabla 2. Juego de instrucciones del PicoBlaze. Todas las instrucciones se ejecutan en dos ciclos de reloj. Las instrucciones con (*) sólo están disponible en la versión KCPSM3 del microcontrolador.

Instruction Set Architecture


Program Control Group



Instruction syntax


Instruction Set Architecture

Shift and Rotate Group



Instruction Set Architecture

Logical Group




LOAD sX, KK
AND sX, KK
OR sX, KK
XOR sX, KK
LOAD sX, sY
AND sX, sY
OR sX, sY
XOR sX, sY

Instruction syntax

Instruction Set Architecture

Arithmetic Group






ADD sX, KK
ADDCY sX, KK
SUB sX, KK
SUBCY sX, KK
ADD sX, sY
ADDCY sX, sY
SUB sX, sY
SUBCY sX, sY

Instruction syntax


Instruction Set Architecture

Input/Output Group



X387_07_120502

Figure 8: Input Signal Waveform




X387_08_120502

Figure 9: Output Signal Waveform

Instruction Set Architecture

Interrupt Group




RETURNI	ENABLE
RETURNI	DISABLE
ENABLE INTERRUPT	
DISABLE INTERRUPT	

Instruction syntax

- Interrupt address vector: address FF
- There use:
 - jump myintroutine
- To call interrupt routine.

Assembler: asm.exe

- MS-DOS application. Coded in C. Usage:
 - ▣ C:\>asm.exe myasmcode.asm



Program Syntax

- **No blank lines** – Use a semicolon for blank lines
- **Comments** – Any item on a line following a semicolon (;)
- **Constant** –specified in the form of a two-digit hexadecimal value (00 – FF)
- **Line Labels** – Identify program lines for JUMP or CALL instructions; should be followed by a colon (:)
- **Instructions** –Instructions and the first operand must be separated by at least one space. The assembler will accept any mixture of upper and lower case characters for the instruction.
- The assembler supports three assembler directives.
 - ▣ **CONSTANT Directive** – Assigns an 8-bit constant value to a label
 - ▣ **NAMEREG Directive** – Assigns a new name to any of the eight registers
 - ▣ **ADDRESS Directive** – Forces the instructions that follow it to commence at a new address value.

Program Syntax: “hello world” example

```

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;declaracion de constantes y variables
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
CONSTANT          rs232, 00; puerto comunicacion serie es el 00
                                ; rx es el bit 0 del puerto 00(entrada)
                                ; tx es el bit 7 del puerto 00(salida),
;porque hyperterminal envia primero el LSB, por eso desplazamos a la
;izquierda al recibir, y al enviar, con lo que enviamos de nuevo
;el LSB primero como corresponde para que lo entienda hyperterminal
NAMEREG           s1, txreg      ;buffer de transmision
NAMEREG           s2, rxreg      ;buffer de recepcion
NAMEREG           s3, contbit    ;contador de los 8 bits de datos
NAMEREG           s4, cont1     ;contador de retardo1
NAMEREG           s5, cont2     ;contador de retardo2
;
ADDRESS           00            ; programa se cargara comenzando en dir 00
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;Inicio del programa
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

...

```


Program Syntax: “hello world” example

```

;Rutina de recepcion de caracteres
;esperamos a que se reciba un bit de inicio
recibe:
INPUT    rxreg, rs232
AND      rxreg, 80
JUMP     NZ, recibe
CALL     wait_05bit
;almacenamos los 8 bits de datos
LOAD     contbit, 09
next_rx_bit:
CALL     wait_1bit
SR0      rxreg
INPUT    s0, rs232
AND      s0, 80
OR       rxreg, s0
SUB      contbit, 01
JUMP     NZ, next_rx_bit
RETURN

;Rutina de transmision de caracteres
...
```

Program Syntax: “hello world” example

```

                                ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                ;Rutina de transmision de caracteres
                                ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
transmite:                     ;enviamos un bit de inicio
                                LOAD                s0, 00
                                OUTPUT               s0, rs232
                                CALL                 wait_1bit
                                ;enviamos los 8 bits de datos
                                LOAD                contbit, 08
next_tx_bit:                   OUTPUT               txreg, rs232
                                CALL                 wait_1bit
                                SR0                  txreg
                                SUB                  contbit, 01
                                JUMP                 NZ, next_tx_bit
                                ;enviamos un bit de parada
                                LOAD                s0, FF
                                OUTPUT               s0, rs232
                                CALL                 wait_1bit
                                RETURN
                                ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                ;Rutina espera 1 bit (a 115200bps)
                                ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                ...
                                ...
                                ...
```

Program Syntax: “hello world” example

```
;;;;;;;;;;;;;;
;Rutina espera 1 bit (a 115200bps)
;;;;;;;;;;;;;;
;clk=50MHz, 115200bps, cont1=03, cont2=22
;esta rutina ejecuta  $1+(1+3*(1+34*2+2))+1 = 216$  instrucciones,
;aproximandose al numero teorico de
;8,68 us/bit)/(0,04 us/instruc) = 217 instr/bit necesarias.
wait_1bit:      LOAD          cont1, 03
espera2:        LOAD          cont2, 22
espera1:        SUB           cont2, 01
                JUMP          NZ, espera1
                SUB           cont1, 01
                JUMP          NZ, espera2
                RETURN
                ...
                ...
```


PicoIDE: assembler and debugger

```
;Transmission RS-232 por software.
;9600bps, 8 data bits, no parity, 1 stop bit, no flow control,
; (C) Javier Garrigos. Ver. 1.0 - sep,2004
;::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
;para funcionar bien necesita configurar hyperterminal con 7 dits de datos o terminal
;::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
;declaracion de constantes y variables
;::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
CONSTANT      rs232, 00          ; puerto comunicacion serie es el 00
                                   ; rx es el bit 0 del puerto 00(entrada)
                                   ; tx es el bit 7 del puerto 00(salida), esto
;el hyperterminal envia primero el LSB, por eso vamos desplazando a la
;izquierda al recibir, y al enviar tambien, con lo que enviamos de nuevo
;el LSB primero como corresponde para que lo entienda el hyperterminal
NAMEREG       s1, txreg          ;buffer de transmision
NAMEREG       s2, rxreg          ;buffer de recepcion
NAMEREG       s3, contbit        ;contador de los 8 bits de datos
NAMEREG       s4, cont1          ;contador de retardol
NAMEREG       s5, cont2          ;contador de retardo2
;
ADDRESS       00                 ;el programa se cargara a partir de la dir 00
;::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
;Inicio del programa
;::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
start:        ;esperamos a recibir un caracter
CALL          recibe
;copiamos el caracter recibido al buffer de transmision
LOAD          txreg, rxreg
```

Reading input file...
Testing instructions...
Write output files...
Program completed...

Linea 3: Columna 46

- ☐ Java app
- ☐ Graphical IDE
- ☐ Developed at the UPCT
- ☐ by students like you!!
- ☐ Two modes:
 - ☐ Text editing and assembling
 - ☐ Debugging
- ☐ Optional (typically just for debugging)



Status Reg Flags

Program Counter

I/O Interfaces

Gathering it all!!!

1. Create a new ISE project
2. Add source vhd code for PicoBlaze
3. Add vhd code obtained from assembler for the IRAM (containing PB app program)
4. Add a toplevel entity and instantiate PB, IRAM, peripherals, etc. as desired
5. Add User Constraints File (.ucf) with clk and pin specification.
6. Optionally, add vhd code for a testbench
7. Cross your fingers...

