Alexandria University
Faculty of Engineering
CSED 2025



Computer Architecture Lab 1 Report

Submitted by

Marwan Yasser Sabri 20011870 Makario Michel Azer 20011982

Faculty of engineering Alex. University

Design Code:

```
1 library IEEE:
 2 use IEEE.STD_LOGIC_1164.ALL;
3 use ieee.numeric_std.all;
 5 entity register_file is
    port (
 6
 7
      clk : in std_logic;
       regWrite : in std_logic;
 8
      dataIn : in std_logic_vector(31 downto 0);
 9
      readRegA : in unsigned(4 downto 0);
10
      readRegB : in unsigned(4 downto 0);
11
       writeReg : in unsigned(4 downto 0);
12
      dataA : out std_logic_vector(31 downto 0);
13
      dataB : out std_logic_vector(31 downto 0)
14
    );
15
16 end register_file;
17
18 architecture Behavioral of register_file is
    type registerFile is array (0 to 31) of std_logic_vector(31 downto 0);
19
     signal registers : registerFile;
20
21 begin
22
23
     process(clk)
    begin
24
       if rising_edge(clk) then
25
         -- Write data in the first half cycle
26
         if regWrite = '1' then
27
           registers(to_integer(writeReg)) <= dataIn;</pre>
28
29
         end if;
       elsif falling_edge(clk) then
30
31
         -- Read data in the second half cycle
32
         dataA <= registers(to_integer(readRegA));</pre>
33
         dataB <= registers(to_integer(readRegB));</pre>
34
       end if;
35
     end process;
36 end Behavioral;
```

Testbench Code:

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
 3 use ieee.numeric_std.all;
5 entity register_file_tb is
6 end register_file_tb;
8 architecture tb_arch of register_file_tb is
     constant CLK_PERIOD : time := 10 ns; -- Clock period (10 ns) -- clock per cycle
    signal clk_tb : std_logic := '0'; -- Testbench clock signal signal regwrite_tb : std_logic := '0'; -- Testbench regwrite signal
12
13
     signal dataIn_tb
                           : std_logic_vector(31 downto 0) := (others => '0'); -- Testbench data input signal
                          : unsigned(4 downto 0) := to_unsigned(0, 5); -- Testbench readRegA signal : unsigned(4 downto 0) := to_unsigned(0, 5); -- Testbench readRegB signal : unsigned(4 downto 0) := to_unsigned(0, 5); -- Testbench writeReg signal
     signal readRegA_tb
     signal readRegB_tb
16
    signal writeReg_tb
                          : std_logic_vector(31 downto 0); -- Testbench dataA output signal
: std_logic_vector(31 downto 0); -- Testbench dataB output signal
     signal dataA_tb
    signal dataB_tb
18
19
     -- Component declaration
20
21
     component register_file
22
         clk: in std_logic;
24
         regwrite : in std_logic;
25
         dataIn : in std_logic_vector(31 downto 0);
26
         readRegA : in unsigned(4 downto 0);
         readRegB : in unsigned(4 downto 0);
writeReg : in unsigned(4 downto 0);
27
28
         dataA : out std_logic_vector(31 downto 0);
dataB : out std_logic_vector(31 downto 0)
29
30
31
     end component;
32
 34 begin
           -- connect signals with ports --
 35
         -- Instantiate the register_file entity
 36
        dut : register_file
 37
            port map (
 38
               clk => clk_tb,
 39
 40
               regWrite => regWrite_tb,
 41
               dataIn => dataIn_tb,
               readRegA => readRegA_tb.
 42
               readRegB => readRegB_tb,
 43
               writeReg => writeReg_tb,
 44
               dataA => dataA_tb,
 45
               dataB => dataB_tb
 46
            );
 47
 48
         -- clock process
 49
 50
         clk_process: process
 51
         begin
 52
            while now < 500 ns loop
               clk_tb <= '0';
 53
 54
               wait for CLK_PERIOD / 2;
               clk_tb <= '1';
 55
               wait for CLK_PERIOD / 2;
 56
            end loop;
 57
            wait;
 58
         end process;
```

```
-- Stimulus process
           stimulus_process: process
62
            begin
                wait for CLK PERTOD/2:
64
                regWrite_tb <= 1: Write to register 0, then read from it regWrite_tb <= '1'; dataIn_tb <= x"12345678";
65
66
67
                writeReg_tb <= to_unsigned(0, 5);</pre>
68
69
                wait for CLK_PERIOD;
               regWrite_tb <= '0';
readRegA_tb <= to_unsigned(0, 5);
readRegB_tb <= to_unsigned(1, 5);
wait for CLK_PERIOD;
70
71
72
73
74
75
76
77
78
                assert dataA_tb = dataIn_tb report "Test case 1 failed: Incorrect data read from register 0." severity failure; assert dataB_tb /= dataIn_tb report "Test case 1 failed: Incorrect data read from register 1." severity failure;
               -- Test case 2: Write to register 10, then read from it
regWrite_tb <= '1';
dataIn_tb <= x"ABCDEF01";
writeReg_tb <= to_unsigned(10, 5);</pre>
79
80
               writeReg_tb <= to_unisigned(10, 5),
wait for CLK_PERIOD;
regWrite_tb <= '0';
readRegA_tb <= to_unsigned(10, 5);
readRegB_tb <= to_unsigned(11, 5);</pre>
81
82
84
85
                wait for CLK_PERIOD;
                assert dataA_tb = dataIn_tb report "Test case 2 failed: Incorrect data read from register 10." severity failure; assert dataB_tb = dataIn_tb report "Test case 2 failed: Incorrect data read from register 11." severity failure;
86
87
88
90
91
92
                -- Test case 3: Not Write to register 5, then read from it
                regWrite_tb <= '0';
dataIn_tb <= x"ABCDEF02";
writeReg_tb <= to_unsigned(5, 5);
                                                                                                             -- won't write
93
94
95
                wait for CLK_PERIOD;
regWrite_tb <= '0';</pre>
               regwifte_tb <= 0 ,
readRegA_tb <= to_unsigned(5, 5);
readRegB_tb <= to_unsigned(5, 5);</pre>
96
97
                wait for CLK_PERIOD;
                wast in CEL_PERIOD, assert dataA_tb /= dataIn_tb report "Test case 2 failed: Incorrect data read from register 10." severity failure; assert dataB_tb /= dataIn_tb report "Test case 2 failed: Incorrect data read from register 11." severity failure;
99
               -- Test case 4: Writing and reading from the same register in the same clock cycle regwrite_tb <= '1';
dataIn_tb <= x"87654321";
writeReg_tb <= to_unsigned(2, 5);
wait for CLK_PERIOD / 2;
readRegA_tb <= to_unsigned(2, 5);
readRegA_tb <= to_unsigned(2, 5);
wait for CLK_PERIOD / 2;
wait for CLK_PERIOD / 2;
repulseriat tb <= '0'.
103
104
105
106
107
108
109
110
111
      wart for CLK_PERIOD / 2;
regWrite_tb <= '0';
wait for CLK_PERIOD;
assert dataA_tb = x"87654321" and dataB_tb = x"87654321" report "Test case 4 failed: Incorrect data read from register 20."
severity failure;
114
115
116
117
118
               -- Test case 5: (Not Writing) and reading from the same register in the same clock cycle
regWrite_tb <= '0';
dataIn_tb <= x"27654321";
writeReg_tb <= to_unsigned(20, 5);
-- write first then read
wait for CLK_PERIOD / 2;
readRegA_tb <= to_unsigned(20, 5);
readRegB_tb <= to_unsigned(20, 5);
wait for CLK_PERIOD / 2;
regWrite_tb <= '0';
wait for CLK_PERIOD;
assert dataA_tb /= x"27654321" and dataB_tb /= x"27654321" report "Test case 5 failed: Incorrect data read from register 20."
prity failure:
119
120
121
122
123
124
assert dataA_1
severity failure;
               -- Test 6: write data and read other data in the same clock cycle regWrite_tb <= '1'; dataIn_tb <= x"47654321"; writeReg_tb <= to_unsigned(21, 5); -- write first then read wait for CLK_PERIOD / 2;
128
129
130
131
132
     wait for CLK_PERIOD / 2;
    readRegB_ALtb <= to_unsigned(20, 5);

readRegB_Ltb <= to_unsigned(20, 5);

wait for CLK_PERIOD / 2;
    regwrite_tb <= '0';

wait for CLK_PERIOD;

assert dataA_tb /= x"47654321" and dataB_tb /= x"87654321" report "Test case 6 failed: Incorrect data read from register 20."
severity failure;
</pre>
138
                assert dataA_tb = dataIn_tb and dataB_tb = dataIn_tb report "Test case 6 failed: Incorrect data read from register 20." severity
139 asser
failure;
```

```
141
142
143
               -- Test 7: many operations
readRegA_tb <= to_unsigned(2, 5);
readRegB_tb <= to_unsigned(10, 5);</pre>
     readRegB_tb <= to_unsigned(10, 5);

wait for CLK_PERIOD;
regwrite_tb <= '1';
dataIn_tb <= x"11111111";
riteReg_tb <= to_unsigned(22, 5);
wait for CLK_PERIOD / 2;
regwrite_tb <= to_unsigned(22, 5);
wait for CLK_PERIOD / 2;
regwrite_tb <= to_unsigned(22, 5);
wait for CLK_PERIOD / 2;
regwrite_tb <= to_unsigned(22, 5);
wait for CLK_PERIOD / 2;
reswrite_tb <= to_unsigned(22, 5);
wait for CLK_PERIOD / 2;
reswrite_tb <= '0';
wait for CLK_PERIOD;
assert dataA_tb = x"11111111" and dataA_tb /= x"87654321" report "Test case 7 failed: Incorrect data read from register 20."
severity failure;
 144
 146
147
148
149
150
151
152
 155
156
               End simulation
               wait;
          end process;
 160 end tb_arch;
Screenshots of the output:
                  Test 1:
                          c1k_tb 0
                                                                                                                   1234_5679
           dataA_tb[31:0] XXX
 0
           dataB_tb[31:0] XXX
                                                                                                                   1234_5679
                                                                                                                                                                                        xxxx_xxxx
                                             XXXX_XXXX
 0
                                                                                1234_5679
         dataIn_tb[31:0] 0
 0
       readRegA_tb[4:0]
0
       readRegB_tb[4:0] 0
                regWrite_tb
 0
        writeReg_tb[4:0]
                             clk 0
 0
                dataA[31:0] XXX
                                             XXXX_XXXX
                                                                                                                   1234_5679
 0
                dataB[31:0] XXX
                                                                                                                   1234_5679
                                                                                                                                                                                        XXXX_XXXX
 0
               dataIn[31:0] 0
                                                                                1234_5679
```

• Test 2:

readRegA[4:0] 0
readRegB[4:0] 0
 regWrite 1
writeReg[4:0] 0


0




• Test 3:




• Test 4:




• Test 5:



• Test 6:



• Test 7:



• All tests:

