


Design Methodology

→ Abstraction = Hiding the data

- Gate level (least form of abstraction)
- Register level
- Processor level

→ System

Representation:




$$V = \{v_1, v_2, \dots\}$$

$$E = \{e_1, e_2, \dots\}$$

$$e_1 = \{v_1, v_2\}$$

→ Schematic diagram:



Structure \equiv Behaviour

↓ ↓
 mathematical truth
 eq² table,

two ways of

Hardware Description Language (HDL)

VHDL, VERILOG

Advantage :- They are very precise and technology "indep"

- Used to draw prototype (simulation)

Disad. - They are very complex
- They are not insightful (not able to know internal thing).

① Entity

ex.



② Architecture

structure behaviour

Behavioural VHDL description :


Entity is half-adder
port (x, y : in bit; sum, carry : out bit);
end half-adder

architecture behaviour of half-adder is
begin

sum $\leftarrow x \text{ XOR } y$
carry $\leftarrow x \text{ AND } y \text{ after } 5\text{ns}$
end behaviour


Assumption :
XOR and AND are already in VHDL

IMP (If que. is of 5 or 6 marks draw circuit,
find eq² using Kmap and write above)




f is not independent of any variable.

	NAND	NOR
NOT	$1 \xrightarrow{\quad} 1$	
AND	$2 \xrightarrow{\quad} 3$	
OR	$3 \xrightarrow{\quad} 2$	
XOR	$4 \xrightarrow{\quad} 5$	
XNOR	$5 \xrightarrow{\quad} 4$	
NAND	$1 \xrightarrow{\quad} 4$	
NOR	$4 \xrightarrow{\quad} 1$	



VHDL Description of Full adder :

1. Behavioural VHDL Desc. :



$$\text{sum} = x_0 \oplus y_0 \oplus c_1$$

$$\text{carry} = x_0 y_0 + x_0 c_1 + y_0 c_1$$

entity is full-adder

port (x_0, y_0, c_1 : in bit ; sum, carry : out bit)
end full adder

Architecture behaviour of full adder is

begin


$$\text{sum} \leftarrow x_0 \text{ XOR } y_0 \text{ XOR } c_1;$$

$$\text{carry} \leftarrow (x_0 \text{ AND } y_0) \text{ OR } (x_0 \text{ AND } c_1) \text{ OR }$$

$$(y_0 \text{ AND } c_1)$$

end behaviour

2. Structural VHDL Desc. :




Structural VHDL description :

← : signal assignment

[In half adder we can write,

half adder is

if ' $x_0 \text{ AND } y_0 = 1$ ' then carry $\leftarrow 1$ else carry $\leftarrow 0$



Define.

Architecture structure of

entity half adder is

component XOR-circuit port (a,b : in bit, c : out bit)
end component.

component NAND-gate port (d,e : in bit, f : out bit)
end component

signal alpha : bit

end half adder

begin

XOR : XOR-circuit portmap (a \Rightarrow x, b \Rightarrow y, c \Rightarrow sum)

NAND1 : NAND-gate portmap (d \Rightarrow x, e \Rightarrow y, f \Rightarrow carry)

NAND2 : NAND-gate portmap (d \Rightarrow alpha, e \Rightarrow alpha, f \Rightarrow carry)

end

end structure

Goals: Design should be correct
Performance maximize
cost minimize
power consumption
reliability
compatibility

→ CAD \Rightarrow synthesizes a design
prototype of the system or it's
given out actual hardware implementation

→ Design levels:

level	Component	IC.	Info. units	Time unit
(1) gate logic	logic gates ff	SSI	bits.	10^{-12} to 10^{-9} s
(2)	Registers (reg. transfer RTL) seg. circuit	MSI	word	10^{-9} to 10^{-6} s
(3)	Processors (architectural) Memories, I/O devices	VLSI	block of words	10^{-3} to 10^3 s

Entity is full adder
port (x_0, y_0, c_1 : in bit; sum, carry : out bit);
end full adder

Architecture structural of full adder is
component half adder port (a, b : in bit, c, d : out bit);
end component
component OR-gate port (e, f : in bit, g : out bit);
end component


signal α, β, γ : bit)
end full adder

begin
HA1 : half adder portmap ($a \Rightarrow x_0, b \Rightarrow \alpha,$
 $c \Rightarrow \text{sum}, d \Rightarrow \gamma$);
HA2 : half adder portmap ($a \Rightarrow y_0, b \Rightarrow C-1,$
 $c \Rightarrow \beta, d \Rightarrow \gamma$);
OR : OR-gate portmap ($e \Rightarrow \gamma, f \Rightarrow g$ beta);
end
end structure

→ Design Process

Analysis and Synthesis
↑
getting behaviour
out of circuit
and component
given behaviour you have
to design to meet cost &
performance

Using AND-OR




Fan-in \Rightarrow How many input lines is given
 Fan-out \Rightarrow How many output lines does these

→ convert into NAND-NOR

1. take bar of each term
2. convert AND \rightarrow NOR or OR \rightarrow AND
3. take whole bar

→ flipflops



level trigger \Rightarrow problem

transient noise

it will change the QP

CLK, CLR, PRE = asynchronous signals

(1) gate level / hardware design

Full adder

$$S_0 = X_0 Y_0 C_{-1} + X_0' Y_0 C_{-1}' + X_0 Y_0' C_{-1}$$

$$+ X_0' Y_0' C_{-1}'$$




$$C_0 = X_0 Y_0 + X_0 C_{-1} + Y_0 C_{-1}$$

$$= (X_0 + Y_0) \cdot (X_0 + C_{-1}) \cdot (Y_0 + C_{-1})$$

Half adder


$$S_0 = X_0 Y_0' + X_0' Y_0$$

$$C_0 = X_0 Y_0$$



4 gate level

(2) 4 bit stream adder



	0	1	2	3	x_1	x_2	x_3	x_4	5	12	15
$s_0 = 00$	0	1	2	3							
$s_1 = 01$											
$s_2 = 10$											
$s_3 = 11$											

(2) Register level \rightarrow Inf. unit = controls

components : word gates

Mux / Demux

Decoders / Encoders

address

ALU, PLD

shift reg, counter

Di	input
$S(i)$	$s_0 = 0$
PS	$s_1 = 1$

Seq. circuits.


$y \leftarrow$ Internal state

$x \leftarrow$ input

$z \leftarrow$ output , $z(x, y)$

(1) 9 bit stream adder

$1101011 \rightarrow x_1$
 $100111 \rightarrow x_2$
10




truth table:

	x_1, x_2	00	01	10	11
Present State	$s_0 = 0$	$s_0, 0$	$s_0, 1$	$s_0, 1$	$s_1, 0$
	$s_1 = 1$ (carry)	$s_0, 1$	$s_1, 0$	$s_1, 0$	$s_1, 1$



01 (sum)

4 bit 2 bit MUX

* 2 Input 4 bit MUX.




* 4 Input 2 bit MUX




$$f = (\bar{s}x_0 + sx_1)e$$


$$f = (x_0a_0 + x_1a_1 + \dots + x_{g-1}a_{g-1})e$$

realize 2 input 1 bit MUX




- 2 input 4 bit MUX







4/p 2 bit MUX



Decoder / Encoder :



Another Representation of Input 4 bit mix




Realization of full adder using MUX (8x1) 8 i/p 2 bit

x_0	y_0	$c-1$	s_0	c_0
0	0	0	$\begin{matrix} < \\ 0 \end{matrix}$	$\begin{matrix} 0 \\ c_1 \end{matrix} >$
0	0	1	$\begin{matrix} < \\ 1 \end{matrix}$	$\begin{matrix} 0 \\ 0 \end{matrix} >$
0	1	0	$\begin{matrix} < \\ 1 \end{matrix}$	$\begin{matrix} 0 \\ c_1 \end{matrix} >$
0	1	1	$\begin{matrix} < \\ 0 \end{matrix}$	$\begin{matrix} 1 \\ 1 \end{matrix} >$
1	0	0	$\begin{matrix} < \\ 1 \end{matrix}$	$\begin{matrix} 0 \\ c_1 \end{matrix} >$
1	0	1	$\begin{matrix} < \\ 0 \end{matrix}$	$\begin{matrix} 1 \\ 1 \end{matrix} >$
1	1	0	$\begin{matrix} < \\ 0 \end{matrix}$	$\begin{matrix} 1 \\ c_1 \end{matrix} >$
1	1	1	$\begin{matrix} < \\ 0 \end{matrix}$	$\begin{matrix} 1 \\ 1 \end{matrix} >$

Priority Encoder

ex. 8x3 Priority Encoder

Block diagram



active


	x_0	x_1	x_2	x_3	x_4	x_5	z_0	z_1	z_2	ia
0	x	x	x	x	x	x	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1	0	0	1
1	0	0	0	0	0	1	x	0	0	1
1	0	0	0	0	0	0	x	x	0	1
1	0	0	0	0	1	x	x	0	1	1
1	0	0	0	1	x	x	x	1	0	1
1	0	0	1	x	x	x	x	1	0	1
1	0	1	x	x	x	x	x	1	1	0
1	0	1	x	x	x	x	x	1	1	0
1	1	x	x	x	x	x	x	1	1	1

$$z_3 = \overline{x_4} \overline{x_6} \overline{x_5} \overline{x_4} + \overline{x_3} \overline{x_6} \overline{x_5} + \overline{x_3} \overline{x_6} + x_7$$

$$= \overline{x_3} + \overline{x_6} + \overline{x_5} + x_4$$

$$z_4 = x_3 + x_6 + x_5 + x_4$$


$$z_5 = x_3 + x_5 + x_2 + x_0$$




use : p-ROM (Select the address)
In Demultiplexers

Select
Info
Be
codec

ex. 4x2 bit Demux using Decoder




ex. 2x2 bit Demux.




Sequential Elements

Registers

- parallel
- shift left
- right




Ex. 4-bit parallel register



$$\begin{aligned} \text{left} &= x, z_{m-1}, z_{m-2}, \dots, z_0 \\ \text{right} &= z_{m-1}, z_{m-2}, \dots, z_0, x \end{aligned}$$

Arithmetic elements :

1. Adder
2. Comparator



case 1

$$x > y \Rightarrow x - y > 0 \quad (1)$$

$$y = (2^n - 1) - \bar{y} \quad (2)$$

From (1) & (2),


$$x - [(2^n - 1) - \bar{y}] > 0$$

case 3

$$x < y \Rightarrow y > x$$


$$\therefore y + \bar{x} > 2^n - 1$$

case 2



DATE: _____
PAGE: _____

PLD



n inputs $\times p$ product $\times m$ terms "outputs".


- divided into three types:

	AND	OR
PROM	fixed	programmable
PLA	prog.	prog.
PAL	prog.	fixed

Inflexible

① PROM (Programmable Read only memory)


- n to 2^m decoders.
- n I/P max. product terms $\leq n$ AND gates (fixed)
- 8×2^n bit



Field programmable - uses programs
Mask programmable - using sheet

PLA
(Reprogrammable)


DATE: _____
PAGE: _____



IF I/P is 0 \Rightarrow no change
I/P is 1 \Rightarrow I/P (new)

characteristic eqn. = ?

Counter



characteristic eqn?

up counter $S_{i+1} = S_i$ plus 1

down counter $S_{i-1} = S_i$ minus 1

8085 Microprocessor : 16 Memory Address

8 diff. memory locations


In program counter : 16 bits are required

que

$$f_1 = \sum(0, 1, 3, 4)$$

$$f_2 = \sum(1, 2, 3, 4, 5)$$

Implement above using $3 \times 4 \times 2$ PLA.



$$f_1 : \begin{array}{c} xy \\ \times \\ \begin{array}{cccc} 00 & 01 & 11 & 10 \end{array} \end{array}$$

0	1	1	1
1	1	1	1

$$f_2 : \begin{array}{c} x'y' \\ \times \\ \begin{array}{cccc} 00 & 01 & 11 & 10 \end{array} \end{array}$$

0	1	1	1
1	1	1	1


$f_1 = y'z' + x'z' + x'y'$ common
 $f_2 = xyz + x'y' + x'z' + y'z'$ common

$$\text{Minterms} = \underset{3}{xy'} + \underset{2}{y'z'} + \underset{1}{xz} + \underset{4}{x'y}$$

(2) PAL (Programmable Array Logic)

$m \times p \times m$ (OR is fixed)

ex 8×2 (8 i/p s and 2 bit) (PROM)



que: Implement $f_1(x, y, z) = \sum(0, 1, 2, 5, 7)$
 $f_2(x, y, z) = \sum(1, 2, 4, 6)$

$\Rightarrow f_1 \& f_2 = 2$ OR gates
 $x, y, z = 3$ i/p s and 8 AND gates.

- word stored at loc. 6 is 01
- word stored at loc. 2 is 11

que: Implement full adder using PROM.
(have to draw truth table)



(2) PLA (Programmable Logic Array)

$\rightarrow n \times p \times m$ (AND & OR are prog.)

que Implement the f^n using PLA

$$f_1 = \sum m(0, 1, 3, 5)$$

$f_2 = \sum m(3, 5, 7)$





$$f_1 = x'y' + x'z + xy'z$$

$$f_2 = xyz + yz$$

que $f_1 = \sum m(3, 5, 6, 7)$



$$f_2 = \sum m(0, 2, 4, 7)$$



que $f_1(x, y, z) = \sum (1, 2, 4, 5, 7)$

$$f_2(x, y, z) = \sum (0, 1, 3, 5, 7)$$

$4 \times 8 \times 3$



$$f_1 = yz + xz$$

$$f_2 = yz + xy$$