Power on sequencing

1. V5P0 input.
2. 5V supervisor.
3. V1P2_FPGA
4. V3P3 + V3P3_ESP32

See FPGA-TN-02006-2.4 - 2.3 Power-Up Sequence



Rev A	Revision note	2026/03/10	Signature	Checked

Itemref	Quantity	MakerPnP CORE (H7 + C6 + ICE40HX)		Article No./Reference	
Designed by	Checked by	Approved by - date - 00/00/00	File name	Date 2026/03/10	Scale 1:1
Designed by Dominic Clifton				Edition 0	Sheet 1/1



RevNo	Revision note	Date	Signature	Checked

Itemref	Quantity	Title/Name, designation, material, dimension etc		Article No./Reference	
Designed by	Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1
Designed by Dominic Clifton				Edition 0	Sheet 1/1

The intention here is that either the FPGA or the MCU can generate/receive
4 signals for each expansion port.

Example (per port):

a) MCU uses timer peripherals to generate/receive signals.
b) MCU needs a timer internally. FPGA generates/receives signals instead.

or:

c) FPGA can route signals between the ports.

For c above, the FPGA would enable the MUX for 2 or more muxes/ports,
then internally route the signals.



RevNo	Revision note	Date	Signature	Checked

Itemref	Quantity	Title/Name, designation, material, dimension etc	Article No./Reference		
Designed by	Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1
Designed by Dominic Clifton				Edition 0	Sheet 1/1



Itemref	Quantity	Title/Name, designation, material, dimension etc		Article No./Reference	
Designed by	Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1
Designed by Dominic Clifton				Edition 0	Sheet 1/1

RevNo	Revision note	Date	Signature	Checked



Itemref	Quantity	Title/Name, designation, material, dimension etc	Article No./Reference		
Designed by	Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1
Designed by Dominic Clifton				Edition 0	Sheet 1/1