





A	<p>TODO</p> <ul style="list-style-type: none"> * FPGA power sequencing. * FPGA oscillator. * FPGA flash programming port (CDONE/CRESET/SPI) * ESP32 power supplies and boot control. * LEDs for power rails. * RGB LED output, for up-lights * Replace RGB leds with SK6812 RGBW leds. * Rearrange ADC mux inputs, read PORT 1/3 on ADC CH1/2 and then PORT 2/4 on CH1/2? * 2x vacuum sensors. * Head RS422 (non-isolated power). * Expansion port - in progress. * Analog mux (2x1 in 4 out). * CAN termination jumpers. * Check courtyards of components. * Route MCU MCO to FPGA * Diode footprints/model * Add footprints for weak pull-ups on flash chip WP HOLD * upgrade OT1-6 mosfets to use SiZ270DT * signal for TIM1_ETR and TIM8_ETR to Ports 1 and 3 respectively. * signal for TIM16_CH1 and TIM17_CH1 to Port 2 and 4 respectively. 	A																												
B	<p></p>	B																												
C	<p>TODO - for FPGA direct SRAM programming, if needed</p> <ul style="list-style-type: none"> * Add footprints for resistor between flash MISO/MOSI * Add 0 ohm resistor inline on flash CS to FPGA. 	C																												
D	<p>REVIEW</p> <ul style="list-style-type: none"> * ICE FPGA hardware checklist. * Footprint and pinout for every component. * Name and check every net. 	D																												
E	<p>MAYBE</p> <ul style="list-style-type: none"> * external memory for the FPGA - since FPGA is to be memory mapped, CPU could share it. * connector for front-panel USB socket - should probably go to raspberry-pi - need a small break-out PCB in that case. * Consider using 2 bit bus switch instead of for HEAD_COMMS jumpers. * reverse polarity protection, need multiple high-current fets like SUD50P06-15-GE3. * VUSB sense input. 	E																												
F	<p>DONE</p> <ul style="list-style-type: none"> * Additional 5V rail for onboard and up-lights. * FPGA power supplies. * Raspberry Pi 5 power connector * Connector for Logic analyzer - 20 pin shrouded header * Supercap/RTC osc - deleted. * Models for JST-XH (e.g 'B4B-XH-A(LF)(SN)') * Ethernet PHY * MOSFET + connector for external ethernet link leds. 	F																												
G	<p></p>	G																												
H	<table border="1"> <thead> <tr> <th>Itemref</th><th>Quantity</th><th>Title/Name, designation, material, dimension etc</th><th>Article No./Reference</th> </tr> </thead> <tbody> <tr> <td>Designed by</td><td>Checked by</td><td>Approved by - date - 00/00/00</td><td>File name</td><td>Date 00/00/00</td><td>Scale 1:1</td></tr> <tr> <td colspan="3">Designed by Dominic Clifton</td><td colspan="3"></td></tr> <tr> <td colspan="3"></td><td colspan="3">Edition 0</td></tr> <tr> <td colspan="3"></td><td colspan="3">Sheet 1/1</td></tr> </tbody> </table>	Itemref	Quantity	Title/Name, designation, material, dimension etc	Article No./Reference	Designed by	Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1	Designed by Dominic Clifton									Edition 0						Sheet 1/1			H
Itemref	Quantity	Title/Name, designation, material, dimension etc	Article No./Reference																											
Designed by	Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1																									
Designed by Dominic Clifton																														
			Edition 0																											
			Sheet 1/1																											
1	2	3	4	5	6	7	8																							



LED 0603 BLUE

LED 0603 GREEN

LED 0603 ORANGE

LED 0603 RED

LED 0603 YELLOW

FPGA 1v2 supply ~ 2A

Itemref	Quantity	Title/Name, designation, material, dimension etc		Article No./Reference
Designed by	Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00 Scale 1:1
Designed by Dominic Clifton				Edition 0 Sheet 1/1

