


Power on sequencing

1. V5P0 input.
2. 5V supervisor.
3. V1P2_FPGA
4. V3P3 + V3P3_ESP32

See FPGA-TN-02006-2.4 - 2.3 Power-Up Sequence


5V supply (when not powered by base-board)

Normally the system is powered via the base-board.




5V Supervisor


4.55V threshold.
Manual reset.
Push-pull active-low.




FPGA V1P2 supply ~ 2A

Main 3v3 supply $\sim 2A$


- * H7
- * Flash
- * 3v3 IC
- * FPGA



ESP32/Wifi	V3P3	supply	~ 2A
------------	------	--------	------




VREG Status LEDs




V5P0 GOOD IO signals

From the 5V regulators on the base board.

V5P0_A/B_PG00D_IO are connected to an LSF0102 on the baseboard but it's outputs are not driven, thus they must be pulled up to the appropriate IO voltage locally.




Itemref	Quantity	MakerPnP CORE (H7 + C6 + ICE40HX)			Article No./Reference	
Designed by	Checked by	Approved by - date - 00/00/00	File name	Date 2026/03/10	Scale 1:1	
Designed by Dominic Clifton						
				Edition 0	Sheet 1/1	



RevNo	Revision note	Date	Signature	Checked
-------	---------------	------	-----------	---------

Itemref					Quantity		Title/Name, designation, material, dimension etc		Article No./Reference	
Designed by					Checked by		Approved by - date		File name	
Designed by					Dominic Clifton		- 00/00/00		Date 00/00/00	
									Scale 1:1	
									Edition 0	
									Sheet 1/1	



RevNo	Revision note	Date	Signature	Checked
-------	---------------	------	-----------	---------

Itemref	Quantity	Title/Name, designation, material, dimension etc			Article No./Reference	
Designed by		Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1
Designed by Dominic Clifton						
					Edition 0	Sheet 1/1