



	1	2	3	4	5	6	7	8			
							RevNo	Revision note	Date	Signature	Checked
A	TODO * N/A										A
B	REVIEW * Footprint and pinout for every component. * Name and check every net. * Thermals. * Return paths. * Silkscreen.										B
C	DONE * LEDs for each USB port (on 5VBUS) * MCU timers + FPGA timers to port timers - need 1x 4xSPDT analog muxes per 4CH timer. 32 MCU timer pins. * usb switch, when a cable is plugged in USB is routed to cable instead of baseboard. * power to board when not mated with baseboard. * signal for TIM1_ETR and TIM8_ETR to Ports 1 and 3 respectively. * signal for TIM16_CH1 and TIM17_CH1 to Port 2 and 4 respectively. * FPGA power supplies. * Connector for Logic analyzer - 20 pin shrouded header * FPGA power sequencing. * FPGA oscillator. * ESP32 power supplies and boot control. * Add footprints for weak pull-ups on flash chip WP_HOLD * FPGA flash programming port (CDONE/CRESET/SPI) * ICE FPGA hardware checklist. * ESP32-C6 schematic checklist. * ESP32 programming is via USB. * Added H7/C6 UART jumpers.										C
D	NO * Direct FPGA SRAM programming.										D
E											E
F											F
G											G
H											H
	1	2	3	4	5	6	7	8			

Itemref	Quantity	Title/Name, designation, material, dimension etc			Article No./Reference	
Designed by	Checked by	Approved by - date - 00/00/00		File name	Date 00/00/00	Scale 1:1
Designed by Dominic Clifton						
				Edition 0	Sheet 1/1	



Itemref	Quantity	Title/Name, designation, material, dimension etc			Article No./Reference	
Designed by	Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1	
Designed by Dominic Clifton						
				Edition 0	Sheet 1/1	



RevNo	Revision note	Date	Signature	Checked
-------	---------------	------	-----------	---------

Itemref	Quantity	Title/Name, designation, material, dimension etc			Article No./Reference	
Designed by		Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1
Designed by Dominic Clifton						
					Edition 0	Sheet 1/1

