




Card detection system


A pull-up to 3v3 is generated on the core board, signal is called PRESENT_SRC.
On the core board, this signal comes in on the left hand connector, pin 2.
The base board then routes this to pin 1 on the same connector.
The core board then routes pin 1 from the left connector to pin 2 on the right connector as PRESENT_THROUGH.
The base board this routes this under the right connector from pin 2 to pin 1.
The base board then routes this same signal from pin 1 on the right connector to each of the ports, as PRESENT_SRC_PORTS (aka PRESENT_BASE_RTN).
The port expansion cards then route the signal back to the FPGA on PRESENT_RTN_P1/2/3/4.

The FPGA then has 5 input pins.
One for pin 1 on right connector.
Then one for each PORT_RTN signal.

The FPGA can then detect correct seating of the core board.
The FPGA can then detect 4 different port expansion card correct seatings.

The pins chosen ensure each connector or expansion card must be fully seated at both ends of the connector or slot.



Itemref	Quantity	Title/Name, designation, material, dimension etc			Article No./Reference	
Designed by	Checked by	Approved by - date	File name	Date	Scale	
		00/00/00		00/00/00	1:1	
Designed by Dominic Clifton				Edition	Sheet	
				0	1/1	



5V PSU Inductors
~7.0 x ~6.5 mm (0650 case code/series)
3.5mm terminals

> 4A ic > >= 4A Isot

Compatible
cjiang FXL0650-4R7-M - LCSC C475520
dehongganying D#0650H-4R7M - LCSC C41
Coliang AAP0650M4R7H - LCSC C490737
Bourns SRP0728A-4R7M - Ind,7.6x6.6x2.8mm




When the CPU board supplies power, that will be used instead of the LDO.


When the LDO is used the RED led will light.

Primary supply output is used to switch the secondary supply for continuous output power.

Refer to 9.2.2.1 in the LM6610 Datasheet, June 2019.



From the 5V regulators on the base board



V5P0_A/B_PG00D are OPEN-DRAIN outputs, with weak pull ups to the corresponding 5V supply rails.


Vbias requires B supply being 0.8V higher than A supply
A supply must be lowest voltage in the system.


Reference: "Multi-voltage Translation with the LSF Family" video from TI.
<https://www.ti.com/video/series/understanding-the-lsf-family-of-bidirectional-multi-voltage-lev.html>

CPU boards must add pull-ups on the IO outputs (A1/A2) to an appropriate IO voltage source since the LSF0102 family does not provide any drive capability*.

Rev A	Revision note	2026/03/10	Signature	Checked
-------	---------------	------------	-----------	---------


Itemref	Quantity	MakerPnP BASE			Article No./Reference	
Designed by		Checked by	Approved by - date - 00/00/00	File name	Date 2026/03/10	Scale 1:1
Designed by Dominic Clifton						
					Edition 0	Sheet 1/1






RevNo	Revision note	Date	Signature	Checked
-------	---------------	------	-----------	---------

Itemref	Quantity	Title/Name, designation, material, dimension etc			Article No./Reference	
Designed by		Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1
Designed by Dominic Clifton						
					Edition 0	Sheet 1/1




Itemref	Quantity	Title/Name, designation, material, dimension etc			Article No./Reference	
Designed by		Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1
Designed by Dominic Clifton						
					Edition 0	Sheet 1/1



RevNo	Revision note	Date	Signature	Checked
-------	---------------	------	-----------	---------

Itemref	Quantity	Title/Name, designation, material, dimension etc			Article No./Reference	
Designed by	Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1	
Designed by Dominic Clifton						
				Edition 0	Sheet 1/1	



RevNo	Revision note	Date	Signature	Checked
-------	---------------	------	-----------	---------

GM7-48VB has 2 differential encoders on X and Y.
Cables are 6 pin shielded cables.
Y axis encoder -> EDC connector.
X axis encoder -> EDC connector.
The A+/- B+/- pins are used. Z+/- is unused.

Thus:
X = EDC_A (U22), EDC_B (U23)
Y = EDC_Y (U21), EDC_Z (U24)

Itemref	Quantity	Title/Name, designation, material, dimension etc			Article No./Reference	
Designed by		Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1
Designed by Dominic Clifton						
					Edition 0	Sheet 1/1