

12345678

RevNo

Revision note

Date

Signature

Checked

A

TODO

* Route MCU MCO to FPGA

* Expansion port - in progress.

MAYBE

* external memory for the FPGA - since FPGA is to be memory mapped, CPU could share it.

MAYBE - for FPGA direct SRAM programming, if needed

* Add footprints for resistor between flash MISO/MOSI

* Add 0 ohm resistor inline on flash CS to FPGA.

REVIEW

* ICE FPGA hardware checklist.

* Footprint and pinout for every component.

* Name and check every net.

DONE

* usb switch, when a cable is plugged in USB is routed to cable instead of baseboard.

* power to board when not mated with baseboard.

* signal for TIM1_ETR and TIM8_ETR to Ports 1 and 3 respectively.

* signal for TIM16_CH1 and TIM17_CH1 to Port 2 and 4 respectively.

* FPGA power supplies.

* Connector for Logic analyzer - 20 pin shrouded header

* FPGA power sequencing.

* FPGA oscillator.

* ESP32 power supplies and boot control.

* Add footprints for weak pull-ups on flash chip WP HOLD

* FPGA flash programming port (CDONE/CRESET/SPI)

B

C

D

E

F

G

H

Itemref

Quantity

Title/Name, designation, material, dimension etc

Article No./Reference

Designed by

Checked by

Approved by - date
- 00/00/00

File name


Date
00/00/00



Scale
1:1

Designed by
Dominic Clifton

Edition
0

Sheet
1/1





Itemref	Quantity	Title/Name, designation, material, dimension etc			Article No./Reference	
Designed by		Checked by	Approved by - date - 00/00/00	File name	Date 00/00/00	Scale 1:1
Designed by Dominic Clifton						
					Edition 0	Sheet 1/1