

Product Specification

(Common Application)

Product Name: KEGM075004E05

Product Code: P75012S

Customer
Approved by Customer
Approved Date:

Designed By	Checked By	Approved By	
		R&D	QA

CONTENT

REVISION RECORD	3
1 APPLICATION FILED	4
2 OVERVIEW	4
3 FEATURES.....	4
4 MECHANICAL DATA	4
5 MECHANICAL DRAWING	5
6 MODULE INTERFACE.....	6
7 ABSOLUTE MAXIMUM RATINGS.....	7
8 ELECTRICAL CHARACTERISTICS	7
8.1 DC CHARACTERISTICS	7
8.2 PANEL DC CHARACTERISTICS (DRIVER IC INTERNAL REGULATORS).....	8
8.3 OPTICAL SPECIFICATION.....	8
8.4 AC ELECTRICAL CHARACTERISTICS	9
9 FUNCTIONAL SPECIFICATION AND APPLICATION CIRCUIT	11
9.1 POWER ON/OFF AND DSLP SEQUENCE	11
9.2 TYPICAL APPLICATION CIRCUIT WITH SPI INTERFACE.....	17
9.3 CONTROL INSTRUCTION	18
9.4 RECOMMENDED SOFTWARE INITIALIZATION	18
10 PACKAGE SPECIFICATION.....	20
11 RELIABILITY	21
12 ILLUSTRATION OF EPD PRODUCT NAME	22
13 OUTGOING QUALITY CONTROL SPECIFICATIONS.....	23
13.1 SAMPLING METHOD	23
13.2 INSPECTION CONDITIONS	23
13.3 QUALITY ASSURANCE ZONES.....	23
13.4 INSPECTION STANDARD.....	24
14 HANDLING, SAFETY, AND ENVIRONMENT REQUIREMENTS	29

REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
Y01	Initial Release	2024-04-08	
Y02	Update Mechanical Drawing	2024-8-12	Page 5

1 Application Filed

Common Application

2 Overview

KEGM075004E05 is a reflective electrophoretic display module on an active matrix TFT substrate, The diagonal length of the active area is 7.5” and contains 480x800 pixels. The panel is capable of displaying 1-bit black, white, red and yellow images depending on the associated lookup table used. The circuitry on the panel includes an integrated gate and source driver, timing controller, oscillator, DC-DC boost circuit, and memory to store the frame buffer and lookup tables, and additional circuitry to control VCOM and border settings.

3 Features

- Ultra low power consumption
- Ultra wide viewing angle
- On chip display RAM
- Interface: 4-Wire SPI or 3-Wire SPI
- Wide range of operating temperature: 0°C to 40°C
- Wide range of Storage temperature: -25°C to 60°C

4 Mechanical Data

NO.	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	800(H) ×480(V)	-
2	Screen Size	7.5	Inch
3	Active Area	163.2 (H) × 97.92(V)	mm
4	Pixel Pitch	0.204×0.204	mm
5	Pixels Per Inch	124	—
6	TFT Area	170.2(H)×111.2(V)	mm
7	Outline Dimension	170.2 (H)×135.2(V) ×1.111(D)	mm
8	Pixel Configuration	Square	-
9	Driver IC	JD79665	-
10	Module Weight	TBD±10%	g

6 Module Interface

PIN NO.	PIN NAME	DESCRIPTION
1	NC	No Connection
2	GDR	This pin is N-Channel MOSFET gate drive control pin.
3	RESE	Current Sense Input for the control loop
4	NC	No Connection
5	VSH2	This pin is Positive Source driving voltage,VSH2 Connect a stabilizing capacitor between VSH2 and VSS in the application circuit.
6	NC	No Connection
7	NC	No Connection
8	BS1	This pin is for selecting 3-wire(H active) or 4-wire(L active) SPI interface.
9	BUSY	This pin is Busy state output pin. When Busy is High, the operation of the chip should not be interrupted, and command should not be sent. For example, The chip would output Busy pin as High when - Outputting display waveform; or - Programming with OTP Communicating with digital temperature sensor In the cascade mode, the BUSY pin of the slave chip should be left open.
10	RES#	This pin is reset signal input (Active Low).
11	D/C#	This pin is Data/Command control pin connecting to the MCU
12	CS#	This pin is the chip select input connecting to the MCU.
13	SCL	This pin is serial clock pin for interface.
14	SDA	This pin is serial data pin for interface.
15	VDDIO	Power for interface logic pins
16	VCI	Power input pin for the chip.
17	VSS	Ground
18	VDD	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS under all circumstances
19	VPP	Power Supply for OTP Programming.
20	VSH1	This pin is Positive Source driving voltage,VSH1 Connect a stabilizing capacitor between VSH1 and VSS in the application circuit.
21	VGH	This pin is Positive Gate driving voltage. Connect a stabilizing capacitor between VGH and VSS in the application circuit.
22	VSL	This pin is Negative Source driving voltage. Connect a stabilizing capacitor between VSL and VSS in the application circuit.
23	VGL	This pin is Negative Gate driving voltage. Connect a stabilizing capacitor between VGL and VSS in the application circuit.
24	VCOM	This pin is VCOM driving voltage Connect a stabilizing capacitor between VCOM and VSS in the application circuit.

7 Absolute Maximum Ratings

ITEM	SYMBOL	MIN	MAX	UNIT	REMARK
Logic supply voltage	V _{CI}	-0.3	+6.0	V	-
I/O supply voltage	VDDIO	2.3	3.6	V	-
OTP Program voltage	VPP	-0.3	+6.0	V	-
Digital Input voltage	V _I	-0.3	VDDIO+0.3	V	-
Operating Temp.	Top	0	+40	°C	-
Storage Temp	Tstg	-25	+60	°C	-

Note (1): All of the voltages are on the basis of “VSS = 0V”.

Note (2): Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

8 Electrical Characteristics

8.1 DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.3V, TOPR =25°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Supply Voltage	VDD	-	-	2.3	3.3	3.6	V
IO supply voltage	VDDIO	-	-	2.3	3.3	3.6	V
DCDC driver supply	VCI	-	-	2.3	3.3	3.6	V
High level input voltage	V _{IH}	Digital input pins	-	0.7*VIO	-	VIO	V
Low level input voltage	V _{IL}	Digital input pins	-	GND	-	0.3*VDD	V
High level output voltage	V _{OH}	I _{OH} = 400uA	-	VDD1-0.4	-	-	V
Low level output voltage	V _{OL}	I _{OL} = -400uA	-	0	-	0.4	V
Typical power panel	P _{TYP}	-	-	-	4.95	-	mW
Standby power panel	P _{STPY}	-	-	-	0.0033	-	mW
Typical operating current(white state)	Iopr_VCI	-	-	-	2.5	-	mA
Image update time	-	25 °C	-	-	20	-	sec
Sleep mode current	Islp_VCI	VCI=3.3V DC/DC OFF No clock No output load Ram data retain	VCI	-	40	70	uA
Deep sleep mode current	Idslp_VCI	VDDD OFF	VCI	-	2	6	uA

Note: The VPP, VCI, VDDIO input must be kept in a stable value; ripple and noise are not allowed.

8.2 Panel DC Characteristics (Driver IC Internal Regulators)

The following specifications apply for: VSS=0V, VCI=3.3V, TOPR =25°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
VCOM output voltage	VCOM	-	VCOM	-	-2.0	-	V
Positive Source output voltage	V _{SH}	-	S ₀ ~S ₇₉₉	-	+15	-	V
Negative Source output voltage	V _{SL}	-	S ₀ ~S ₇₉₉	-	-15	-	V
Positive gate output voltage	V _{gh}	-	G ₀ ~G ₄₇₉	19.5	+20	20.5	V
Negative gate output voltage	V _{gl}	-	G ₀ ~G ₄₇₉	-	-20	-	V

8.3 Optical Specification

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified.


Symbol	Parameter	Conditions	Min	Typ.	Max	Units	Notes
R	White Reflectivity	White	28	32	-	%	Note 1
CR	Contrast Ratio	indoor	8:1	-	-	-	Note 2
T update	Image update time	23 °C	-	20	-	sec	-
Tlife	Life	Topr	-	5years	-	-	-

Notes1: Luminance meter: Eye-One Pro Spectrophotometer.


Notes2:CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

8.4 AC Electrical Characteristics


Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
SERIAL COMMUNICATION						
CSB	T_{CSS}	60			ns	Chip select setup time
	T_{CSH}	65			ns	Chip select hold time
	T_{SCC}	20			ns	Chip select CSB setup time
	T_{CHW}	40			ns	Chip select setup time
SCL	T_{SCYCW}	100			ns	Serial clock cycle (Write)
	T_{SHW}	35			ns	SCL "H" pulse width (Write)
	T_{SLW}	35			ns	SCL "L" pulse width (Write)
	T_{SCYCR}	250			ns	Serial clock cycle (Read)
	T_{SHR}	60			ns	SCL "H" pulse width (Read)
	T_{SLR}	60			ns	SCL "L" pulse width (Read)
SDA (DIN) (DOUT)	T_{SDS}	30			ns	Data setup time
	T_{SDH}	30			ns	Data hold time
	T_{ACC}			50	ns	Access time
	T_{OH}	15			ns	Output disable time
D/C	T_{DCS}	20			ns	DC setup time
	T_{DCH}	20			ns	DC hold time




3 pin serial interface characteristics (write mode)



3 pin serial interface characteristics (read mode)



4 pin serial interface characteristics(write mode)




4 pin serial interface characteristics(read mode)

9 Functional Specification and Application Circuit

9.1 Power ON/OFF and DSLP Sequence

In order to prevent IC fail in power on resetting, the power sequence must be followed as below.

Power on Sequence (TPS=LOW):




The timing diagram illustrates the sequence of events for the 12.1" display. The signals and their states are as follows:


- VDD/VDDIO:** Starts at a low level, then rises to VDD.
- SPI:** Shows a **PON** (Power-On) period followed by a **refresh** period.
- Action:** Shows a **Tsensor** (Temperature Sensor) period, followed by a **PON** period, and then a **Refresh** period.
- BUSY_N:** A signal that transitions from low to high and back to low multiple times, indicating busy periods.
- Gate output:** Starts at a **floating** state, then rises to **VDD**, and later transitions to a **scan** state.
- VGP:** Starts at a **floating** state, then rises to **VDD**. It is controlled by phase A & B and phase C.
- VGN:** Starts at a **floating** state, then transitions to a low level.
- VSP/VSPL:** Starts at a **floating** state, then transitions to **GND**, and later to a high level.
- VSN:** Starts at a **floating** state, then transitions to a low level.
- VCOM:** Starts at a **floating** state, then transitions to **VCOMDC**.
- BDR:** Starts at a **floating** state, then transitions to a **LUT** (Look-Up Table) state.
- Source output:** Starts at a **floating** state, then transitions to a **LUT** state.

Key timing points and transitions are marked with vertical red dotted lines. A red double-headed arrow indicates the duration of **FOPT** (Frame Output Period) between the start of the **VSP/VSPL** signal and the start of the **VSN** signal.


Power off Sequence (TPS=LOW):




Power off Sequence (TPS=HIGH):



DSLP sequence (TPS=LOW):




DSLP sequence (TPS=HIGH):



9.2 Typical Application Circuit with SPI Interface

(1). Schematic of application circuit:



Component list for application circuit:

Part Name	Description	Reference Part/Requirement
C4-C8,C10	Chip Ceramic Capacitor	1uF 50V X5R/X7R ±10%
C1-C3	Chip Ceramic Capacitor	1uF 25V X5R/X7R ±10%
C9	Chip Ceramic Capacitor	10uF 10V X5R/X7R ±10%
R3	Chip Resistor	0.47ohm 1% 1/20W ±10%
R0,R2	Chip Resistor	10 K ohm 1% 1/20W ±10%
D1-D3	Schottky Rectifier Diode	OnSemi MBR0530 ($V_R > 25V$, $I_F > 500mA$, $I_R < 1mA$ $V_R=15V$, $T_a=100^{\circ}C$)
Q1	N-Channel MOSFET	Vishay Si1308EDL ($V_{DS} > 25V$, $I_D > 500mA$, $V_{GS(th)} < 1.5V$, $C_{iss} < 200pF$, $R_{DS(on)} < 400m\Omega$)
L1	Chip Inductor	10uH ±30% $I_o \leq 1A$

9.3 Control Instruction

Refer to JD79665 IC Specification.

9.4 Recommended Software Initialization

In order to ensure the reliability and stability of the module, the module must initialized use the following code, Malfunctioning of the module may occur and the reliability of the module may deteriorate if the module is used beyond the initialize code.

```
void EPD_W21_Init(void)
{
    EPD_W21_REST();    //硬件复位
    Busy_chkstatus(); //检测 driver ic 状态

    EPD_W21_WriteCMD(0x4D);
    EPD_W21_WriteDATA(0x78);

    EPD_W21_WriteCMD(0xF0);
    EPD_W21_WriteDATA(0x6D);
}

void EPD_ALLScreen(unsigned char color)
{
    unsigned int i,j;

    EPD_W21_WriteCMD(0x10);           //开始传输图像
    for(j=0;j<800*480/4;j++)
    {
        EPD_W21_WriteDATA(color1);
    }
}

void EPD_Update_and_Sleep(void)
{
    EPD_W21_WriteCMD(0X04);//power on
    Busy_chkstatus();












    EPD_W21_WriteCMD(0X12);//update
    EPD_W21_WriteDATA(0x00);
    Busy_chkstatus();

    EPD_W21_WriteCMD(0X02);//power off
    EPD_W21_WriteDATA(0x00);
    Busy_chkstatus();

    EPD_W21_WriteCMD(0X07);//deepsleep
    EPD_W21_WriteDATA(0xA5);
```

```
}  
int main(void)  
{  
  
    RCC_Configuration();  
    GPIO_Configuration();  
    RS232_Init(9600);  
    NVIC_Configuration();  
    KEYGPIO_Init();  
  
    EPD_W21_Init();  
    EPD_ALLScreen(0x00);//black  
    EPD_Update_and_Sleep();  
    driver_delay_xms(5000);  
  
    EPD_W21_Init();  
    EPD_ALLScreen(0x55);//white  
    EPD_Update_and_Sleep();  
    driver_delay_xms(5000);  
  
    EPD_W21_Init();  
    EPD_ALLScreen(0xAA);//Yellow  
    EPD_Update_and_Sleep();  
    driver_delay_xms(5000);  
  
    EPD_W21_Init();  
    EPD_ALLScreen(0xFF);//Red  
    EPD_Update_and_Sleep();  
    driver_delay_xms(5000);  
  
}
```

10 Package Specification

Controlled Seal		Packing Process (1)~(12)			
(1)	TRAY Type: P75012S-MT1-A 产品显示面朝上放置 在产品上放置EPE膜 2pcs/tray EPE膜型号: P75012S-MC1-A	(2)	(3)	(4)	
		(3) order ①、②、①、② fix trays with tape 40 pcs of 1 carton 1 tray contain 4 pcs, EPE 2PCS 10 contained trays, 1 empty tray		(4) package with plastic bags add five desiccants create a power vacuum *5	
(5) After tray be packed, wrap the package in a bubble bag and seal with scotch tape.	(6) Put into the inner packing box.	(7) 20 contained trays, 2 empty Package quantity products: 80 pcs of 1 carton. 外包装箱型号: P350172-MC1-A	(8) Pallet stack Pallet Type: 1100*1100*150mm Plastic Pallet		
					
(9) Use paper edge protector Top face paper edge protector type: P213010-MC4-A Size: 1005*60*50mm, T=5mm Side face paper edge protector type: P213010-MC5-A Size: 1000*60*50mm, T=5mm	(10) Enwind stretch film Wrap 3 layers of stretch film around the paper sheath (All around and on top), Wrap paper pallets, and boxes underneath	(11) Pack packing strap The packing tape should be tied to the carton: If Stack height greater than or equal to 3 layers, 2 turns in length, width and height; If the stack height is less than 3 layers, the height direction is not used pack.	(12) Pack packing strap The surface of the packing belt shall not be twisted, skewed or cracked; After the packing is completed, the tightness of the packing belt is suitable. Use the packing iron buckle to fix the belt and cut off the excess packing belt. The remaining amount is less than or equal to 20mm		
					

NOTE:1、The inner cartoster carton must be sealed with adhesive tape.

2、Fill up the gap with empty tray.


3、If the customer has special needs with the RoHS making, the inner carton and master carton need adhesive new RoHS marking at

4、Packaging materials are not recommended for recycling.

11 Reliability

NO	Test items	Test condition	QUANTITY
1	Low-Temperature Storage	T = -25℃ , low temperature film T= -30℃; White screen state, for 500h.	5pcs
2	Low-Temperature Operation	T = 0℃, 500 h; Put the product into the experimental procedure, run it in the temperature box, and check it every 24 hours.	5pcs
3	High-Temperature Operation	T = 40℃, RH = 35%, 500 h; Put the product into the experimental procedure, run it in the temperature box, and check it every 24 hours.	5pcs
4	High-Temperature Storage	T=60℃, RH=35%; White screen state, for 500h.	5pcs
5	High-Temperature/ High- humidity Operation	T=40℃, RH=90%; White screen state, for 500h.	5pcs
6	Temperature Cycle	1 cycle:[-25℃ 30min]→[+40 °C 30 min]; 100 cycles.	5pcs
7	High-Temperature/ High- humidity Storage	T=50℃, RH=90%; White screen state, for 500h.	5pcs
8	UV exposure Resistance	765W/m ² for 168hrs,T = 40℃, RH=35%;	5pcs
9	ESD Contact discharge	Air±8 KV, Contact±6 KV, Test 5 point; Each point discharge 10 times. Time interval is not less than 1 second.	5pcs

ESD test location




Test and measurement conditions

After the end of the experiment, the sample was taken out of the temperature chamber, and stood at room temperature for 1h, and then the sample was inspected for appearance, function and optical inspection.

Criteria for qualification (pass the test if all qualified) :

- (1) The product can be normal refresh.
- (2) There are no new point defects or line defects in the display screen.
- (3) No discoloration, blurred handwriting and barcode can be read on the complex screen.

12 Illustration of EPD Product Name



13 Outgoing Quality Control Specifications

13.1 Sampling Method

- (1) GB/T 2828.1, inspection level II, normal inspection, single sample inspection
- (2) AQL: Major 0.4; Minor 0.65

13.2 Inspection Conditions

The environmental conditions for test and measurement are performed as follows.

Temperature: $23 \pm 5^{\circ}\text{C}$

Humidity: $55 \pm 15\% \text{R.H}$


Inspection of illuminance: 800~1500Lux

Inspection time: signal face 5S-10S


Distance between the Panel & Eyes: $30 \pm 10 \text{cm}$

Viewing angle from the vertical in each direction: $\pm 45^{\circ}$

(See the sketch below)



13.3 Quality Assurance Zones



Zone A : Active Area


Zone B: Black Frame Area

Zone C: Outside Black Frame Area


13.4 Inspection Standard

Defects Definition of Φ &L&W (Unit: mm)

13.4.1 Dot defects:




$$\Phi D = \text{Max}(L, W)$$




$$\Phi D = \text{Max}(L, W)$$


13.4.2 line defect:





13.4.3 Small bubble aggregation and large bubble definition:



13.4.4 TFT warpage:



I. Appearance Defects

NO.	ITEM	CRITERIA	Acceptable range	Method	Defect level	Area
1	Spotty (black spots, white spots, foreign bodies, air bubbles, bumps)	$D \leq 0.25\text{mm}$	Ignore	Film Card	Minor	Zone A
		$0.25\text{mm} < D \leq 0.5\text{ mm}$, Distance $\geq 5\text{mm}$	$N \leq 4$			
		$D > 0.5\text{ mm}$	$N = 0$			
		$0.1\text{mm} < D \leq 0.25\text{ mm}$ (Dense point)	$N \leq 3/\text{cm}^2$			
2	POOR LINEAR SHAPE (foreign body, glass scratch)	$L \leq 2\text{mm}$, $W \leq 0.1\text{mm}$	Ignore	Film Card	Minor	Zone A
		$2\text{mm} < L \leq 8\text{mm}$, $0.1 < W \leq 0.5\text{mm}$	$N \leq 4$			
		$L > 8\text{mm}$, $W > 0.5\text{mm}$ Note: FPL Lacerations are not allowed	$N = 0$			
	steel pit	Long strip pits are not allowed	$N = 0$	Sight Check	Minor	Zone A
3	Glass Crack	Extensional cracks are not allowed 	$N = 0$	Sight Check	Major	Zone B,C
4	Edge breakage	$X \leq 3\text{mm}$, $Y \leq 0.5\text{mm}$, It does not affect the electrode 	$N \leq 2$	Sight Check/ <u>Microsc</u> <u>ope</u>	Minor	Zone C
5	Chip Package Chip Off	$X \leq 2\text{mm}$, $Y \leq 2\text{mm}$, It does not affect the electrode(FPC edge) $X \leq 1\text{mm}$, $Y \leq 1\text{mm}$, It does not affect the electrode((Not FPC edge) 	$N \leq 2$	Sight Check/ <u>Microsc</u> <u>ope</u>	Minor	Zone C
6	Dirt	No dirt (finger print, dust, residual glue, etc.)	Ignore	Sight Check	Minor	Zone A,B
7	Silicone	The maximum diameter of a single bubble cannot exceed 2mm	$N \leq 2$	Sight Check/ Film card	Minor	Zone C
		Crack is not allowed and there are no visible impurities in the glue of the lead part	$N = 0$			
		The adhesive must completely cover the ACF, lead area and IC and should be applied evenly	$N = 0$			
		No glue leakage, no obvious lack of glue in the lead area	$N = 0$			

NO.	ITEM	CRITERIA	Acceptable range	Method	Defect level	Area
		Glue height exceeds PS surface	N=0			
		FPC Front overflow glue width>0.5mm or Back side overflow glue width>1mm	N=0			
8	Edge Sealing Adhesive	No glue leakage	N=0	Sight Check/ Film card	Major	Zone C
		The height of sealant exceeds PS surface	N=0		Minor	
		The edge sealing adhesive shall not leak the TFT glass substrate	N=0			
		Judging Ok of water-blocking area ≥ 0.7 mm of PS edge sealant	N=0		Minor	
9	Protective film	Foreign body in protective film	N=0	Sight Check	Minor	Zone A
		The protective film punctures and injures FPL	N=0			
10	Pull Tape	Attachment position is wrong Cannot tear up the protective film	N=0	Sight Check	Minor	Zone C
11	FPC	FPC has break, scratch, gold finger stripping or oxidation, dirty, residual glue	N=0	Sight Check	Major	Zone C
12	Glass edge bulge	$X \leq 3\text{mm}$, $Y \leq 0.3\text{mm}$	$N \leq 1$	Sight Check	Minor	Zone C
13	Warping	$t > 1\text{mm}$ (3.5inch below) $t > 3\text{mm}$ (3.5inch above)	N=0	Plug Gage	Minor	Zone C
14	Chromatism	Color difference in silver paste area (Not in Zone A)	Ignore	Sight Check	Minor	Zone C
		FPL Peeling occurs, chromatic aberration occurs	N=0	Sight Check	Major	Zone A,B
		The color difference of side loss of FPL in zone B $\geq 1/2$ width	N=0	Sight Check	Major	Zone A,B
15	Silver pulp point	FPL and TFT substrate conduction, silver point $< 1.0\text{mm}$ (Both single silver point and double silver point should meet this specification)	N=0	Film card	Major	Zone C
16	Inkjet code	The ink jet printing font is clear, identifiable, and cannot be missing	N=0	Sight Check	Minor	Zone C

II. Displaying Defects

NO.	ITEM	CRITERIA	Acceptable range	Method	Defect level	Area
1	Poor DOT SHAPE (black, white, group White)	$D \leq 0.25\text{mm}$	Ignore	Film Card	Major	Zone A
		$0.25\text{mm} < D \leq 0.5\text{mm}$, Distance $\geq 5\text{mm}$	$N \leq 4$			
		$D > 0.5\text{mm}$	$N = 0$			
		$0.1\text{mm} < D \leq 0.25\text{ mm}$ (Dense point)	$N \leq 3/\text{cm}^2$			
2	Line defects	White or black lines running through the entire screen under any operation interface 	$N = 0$	Sight Check	Major	Zone A
3	<u>ghost</u>	Ghosts appear only during screen switching	Ignore	Sight Check	Major	Zone A
4	Flash Point	Flash point occurs during screen switching only	Ignore	Sight Check	Major	Zone A
5	Flash Line	Flash line occurs during screen switching only	$N = 0$	Sight Check	Major	Zone A
6	Display screen error	Unable to display a fixed screen correctly	$N = 0$	Sight Check	Major	Zone A
7	Display abnormal	No display, The red matrix darkens, Note fuzzy, bar code can not be scanned,	$N = 0$	Sight Check	Major	Zone A
8	Residual image	Residual Image Inspection (visual, final judgment reference optical specification)	$N = 0$	Sight Check	Major	Zone A
9	Mura Anomaly	White/gray. Mura doesn't allow it	$N = 0$	Sight Check	Major	Zone A

III. Identification and packaging inspection

NO.	ITEM	CRITERIA	Method	Defect level
1	Package	(1). The products are completely placed in the anti-static tray without overlapping. (2). Products with different models cannot be mixed in one internal packaging bag. (3) There is a desiccant in the packaging bag, with good internal packaging and no expansion of the packaging bag. (4) The Tray model, quantity and way used for packaging meet the requirements of product specifications.	Sight Check	Minor
2	Inner and outer packing	(1) No obvious deformation, damage, dampness or dirt on the packing case; (2) The type, quantity and method of the packing case used shall meet the requirements of the product specification. (3) There is no font or unclear design in the outer packing box.	Sight Check	Minor
3	Labels for inner and outer cases	(1). Any unnecessary marks or marks are not allowed to exist; (2). The label information such as model, specification, quantity, weight, material number, month label and environmental protection label should be clear and correct, which should be in line with product specifications or marked according to customer requirements.	Sight Check	Minor

14 Handling, Safety, and Environment Requirements

Warning

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash

Caution

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status

Product specification

This data sheet contains final product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

Storage conditions

Under the conditions of temperature 10~30℃ and humidity 30~70%, The storage time was 12 months.