

Nucleo144 H7 SMPS with STLINK V3

MB1363

H755ZIQ

Table of contents

Sheet 1: Project overview (this page)

Sheet 2: MB1363_Top

Sheet 3: MCU I/Os

Sheet 4: MCU POWER

Sheet 5: CONNECTORS

Sheet 6: ETHERNET

Sheet 7: USB

Sheet 8: POWER BOARD

Sheet 9: ST-LINK V3E SWD

Legend

General comment such as function title, configuration, ...

Text to be added to silkscreen.

Warning text.

▲ Notes to generate the board layout.


OPEN PLATFORM LICENSE AGREEMENT

The Open Platform License Agreement ("Agreement") is a binding legal contract between you ("You") and STMicroelectronics International N.V. ("ST"), a company incorporated under the laws of the Netherlands acting for the purpose of this Agreement through its Swiss branch 39, Chemin du Champ des Filles, 1228 Plan-les-Ouates, Geneva, Switzerland.

By using the enclosed reference designs, schematics, PC board layouts, and documentation, in hardcopy or CAD tool file format (collectively, the "Reference Material"), You are agreeing to be bound by the terms and conditions of this Agreement. Do not use the Reference Material until You have read and agreed to this Agreement terms and conditions. The use of the Reference Material automatically implies the acceptance of the Agreement terms and conditions.


The complete Open Platform License Agreement can be found on www.st.com/opla.

U_MB1363_Top
MB1363_Top.SchDoc




Title: Project overview	
Project: Nucleo144 H7 SMPS with STLINK V3	
Variant: H755ZIQ	
Revision: D-01	Reference: MB1363
Size: A4	Date: 09-OCT-19
Sheet: 1 of 9	








MCU IO CLK and RST




I/O	ARDUINO / ZIO	OTHER
(2)	PA8	D6
(5)	PA2	A8
(6)	PB13	D18
(7)	PB3	D23
(14)	PB10	D64
(15)	PB14	D65
		USB_SOF / MCO1
		RMII_MDIO
		RMII_TXD1
		SWO
		USB_FS_PWR_EN
		ARD_D1_RX
		T_VCP_TX
		T_VCP_RX
		ARD_D0_RX
		USB_FS_PWR_EN
		LED_RED




USER BUTTON




RESET FUNCTION





EXTERNAL HSE CLK (OPTIONAL : not fitted by default)



EXTERNAL LSE CLK




MCU PWR SUPPLIES



SMPS MCU Supply Config


Supply Config 1 : LDO only (SMPS OFF, LDO ON)

Disconnect 3V3_SMPS_IN from 3V3_MCU
Connect 3V3_SMPS_IN to GND
Connect VDD_SMPS_IND_OUT to GND
Connect VDD_LDO to 3V3_MCU
2x 2.2uF near VCAP pins/pins




Supply Config 2 : Internal SMPS only (SMPS ON, LDO OFF)

Default config



Supply Config 3 : SMPS & LDO cascaded (SMPS & LDO ON)

Compared to config 2 :
Disconnect VDD_SMPS_IND_OUT from VCAP
Connect VDD_SMPS_IND_OUT to VDD_LDO
Add 2x100nF near VDDLDO pins/plans
Add 2x2.2uF near VCAP pins/plans (see config 1)





Supply Config 5 : external SMPS




Disconnect 1V2_MCU from VDD_SMPS_IND_OUT
Connect 1V2_MCU to 1V2_VOUTCORE (Connectors page)

MCU DECAPS

Ceramic capacitor (Low ESR, ESR<1ohm)



EXTENSION CONNECTORS, MCU INTERFACES




Title: Connectors
Project: NucleoI44 H7 SMPS with STLINK V3
Variant: H755ZI IQ

Revision: D-01 **Reference:** MB1363
Size: A3 **Date:** 09 OCT 10 **Sheet:** 5 of 9
life...augmented

ETHERNET


only fitted for H745




Title: Ethernet PHY with RJ45 connector	
Project: Nucleo144 H7 SMPS with STLINK V3	
Variant: H755ZIQ	
Revision: D-01	
Size: A4	Date: 09-OCT-19
Sheet: 6	of 9




USB FS




VIN / 5V PWR




5V PWR SELECTION




3V3 PWR




3V3/1V8 SELECTION




1V8 PWR



Title:	MAIN POWER 5V / 3V3 / 1V8
Project:	Nucleo144 H7 SMPS with STLINK V3
Variant:	H755ZIQ
Revision:	D-01
Size:	A4
Date:	09-OCT-19
Reference:	MB1363
Sheet:	8 of 9





Project: Nucleo144 H7 SMPS with STLINK V3

Layer: M14-Top Assembly

Gerber: .GM14


Variant: H755ZIQ

Ref: MB1363

Date: 09-OCT-19

Rev: D





Project: Nucleo144 H7 SMPS with STLINK V3

Layer: M15-Bottom Assembly

Gerber:.GM15

Variant: H755ZIQ

Ref: M

