


1)



fullAdder.sv

```
// This module contains a system that takes 3 inputs
// and gives 2 outputs that represent the sum of numbers
// corresponded by the 3 inputs
module fullAdder (a, b, cin, sum, cout);

    input logic a, b, cin; // inputs of the system
    output logic cout, sum; // outputs of the system

    assign sum = a ^ b ^ cin; // assign value for output sum
    assign cout = (a & b) | (cin & (a ^ b)); // assign value for output cout
endmodule

// This module contains a program that tests the previous
// system with all combinations of inputs
module fullAdder_testbench();

    // values used in the test
    logic a, b, cin, sum, cout;

    fullAdder dit(a, b, cin, sum, cout);

    initial begin // go through all input combinations
        a = 0; b = 0; cin = 0; #10;
        cin = 1; #10;
        b = 1; cin = 0; #10;
        cin = 1; #10;
        a = 1; b = 0; cin = 0; #10;
        cin = 1; #10;
    end
endmodule
```


flipFlopAdder.sv

```

1 module flipFlopAdder (clk, x, y, C, S);
2     input logic clk, x, y;
3     logic Q;
4     output logic C, S;
5
6     fullAdder fa(.a(x), .b(y), .cin(Q), .sum(S), .cout(C));
7
8     always_ff@(posedge clk) begin
9         Q <= C;
10    end
11
12 endmodule
13
14 module flipFlopAdderTestBench();
15     logic clk, x, y, C, S;
16     flipFlopAdder ffa(clk, x, y, C, S);
17
18     parameter CLOCK_PERIOD = 100;
19     initial begin
20         clk <= 0;
21         forever #(CLOCK_PERIOD/2) clk <= ~clk;
22     end
23
24     initial begin
25         x <= 0; y <= 0; @(posedge clk);
26         @ (posedge clk);
27         @ (posedge clk);
28         x <= 1; @ (posedge clk);
29         @ (posedge clk);
30         @ (posedge clk);

```

Simulation




2)


fsm.sv

```
1 module fsm(in, clk, out);
2   input logic in, clk;
3   output logic out;
4   enum {s0, s1, s2, s3, s4} ps, ns;
5
6   always_comb begin
7     case(ps)
8       s0: if(in) ns = s4;
9           else ns = s3;
10      s1: if(in) ns = s4;
11          else ns = s1;
12      s2: if(in) ns = s0;
13          else ns = s2;
14      s3: if(in) ns = s2;
15          else ns = s1;
16      s4: if(in) ns = s3;
17          else ns = s2;
18      endcase
19    end
20
21    assign out = in & (ps != s4);
22
23    always_ff@(posedge clk) begin
24      ps <= ns;
25    end
26  endmodule
27
28  module fsmTestBench();
29    logic in, out, clk;
30    fsm test(in, clk, out);
```

Simulation




3)




4)

Code1:

<=:




=:




Code2:

<=:



=:



The two modules would have the same function when non-blocking assignment is used because in non-blocking assignment values are assigned simultaneously. However, they would have different functions under blocking assignment because in blocking assignment values are assigned immediately after the statement.

Feedback & Comment

I had some trouble writing the SystemVerilog codes because I kinda forget how to write them. And I also found that I can write finite state machines with logic rather than enum. I also struggled with problem 4 because I am not used to using blocking assignment with in always_ff.