

fullAdder.sv

flipFlopAdder.sv

```
module flipFlopAdder (clk, x, y, C, S);
input logic clk, x, y;
logic Q;
output logic C, S;

fullAdder fa(.a(x), .b(y), .cin(Q), .sum(S), .cout(C));

always_ff@(posedge clk) begin
Q <= C;
end


endmodule

module flipFlopAdderTestBench();
logic clk, x, y, C, S;
flipFlopAdder ffa(clk, x, y, C, S);

parameter CLOCK_PERIOD = 100;
initial begin
clk <= 0;
forever #(CLOCK_PERIOD/2) clk <= ~clk;
end

initial begin
x <= 0; y <= 0; @(posedge clk);
@(posedge clk);
(@(posedge clk);
(@(p
```

Simulation




fsm.sv


```
module fsm(in, clk, out);
input logic in, clk;
output logic out;
enum {s0, s1, s2, s3, s4} ps, ns;

always_comb begin
case(ps)
s0: if(in) ns = s4;
else ns = s3;
s1: if(in) ns = s4;
else ns = s1;
s2: if(in) ns = s0;
else ns = s2;
s3: if(in) ns = s2;
else ns = s1;
s4: if(in) ns = s3;
s1: if(in) ns = s2;
else ns = s2;
s3: if(in) ns = s3;
else ns = s2;
s4: s1: if(in) ns = s3;
else ns = s2;
s4: if(in) ns = s3;
else ns = s2;
always_ff@(posedge clk) begin
ps <= ns;
end
end
endmodule

module fsmTestBench();
logic in, out, clk;
fsm test(in clk out).</pre>
```

Simulation







4)

Code1:

<=:





=:



Code2:

<=:





The two modules would have the same function when non-blocking assignment is used because in non-blocking assignment values are assigned simultaneously. However, they would have different functions under blocking assignment because in blocking assignment values are assigned immediately after the statement.

Feedback & Comment

I had some trouble writing the SystemVerilog codes because I kinda forget how to write them. And I also found that I can write finite state machines with logic rather than enum. I also struggled with problem 4 because I am not used to using blocking assignment with in always_ff.