


# EE 671: VLSI Design Course

## Brent Kung Adder Course Project

### 1. Without Delays



### 2. With gate-level Delays

