

Portable Stimulus versus UVM: What's the Difference?

John Aynsley, Doulos





Portable Stimulus versus UVM: What's the Difference?



What is PSS?

What does it look like to use PSS with UVM?

PSS versus UVM

PSS Semantics



The next step beyond constrained random



Constrained random on steroids



An Accellera standard




A new language, not SystemVerilog or C++




Written as DSL or C++

```
component uart_c {
  action configure {
    rand modes_e mode;
    constraint {mode != A};
}
```

```
class uart_c : public component { ...
  class configure : public action { ...
    rand_attr<modes_e> mode{"mode"};
    constraint c {mode != modes_e::A};
  };
  type_decl<configure> configure_decl;
};
```









Stakeholders

Architect, HW Developer, SW Developer, Verification Engineer, SW Test, Post-Silicon Validation





Platforms





Scope, Vertical Reuse





SoC

Sub-system

IP Block



PSS First Release

Hardware verification Digital

System validation Power

Middleware, O/S, applications Analog

AMS

Multicore

Cache coherency

Performance





Portable Stimulus versus UVM: What's the Difference?

What is PSS?




PSS versus UVM


PSS Semantics

Copyright © 2018 by Doulos **DOULOS**

Native UVM – Register Model



UVM Register Layer





Native UVM Register Test

```
class bus env reg seq extends bus env default seq;
  `uvm object utils(bus env reg seq)
  function new(string name = "");
    super.new(name);
  endfunction
  task body;
     regmodel.R0.write(status, .value('hab), .parent(this));
     assert(status == UVM IS OK);
     regmodel.R0.read(status, .value(data), .parent(this));
     assert(data == 8'hab);
  endtask
endclass
```



Expose Individual Sequences

```
class write_seq extends bus_env_default_seq;
...
task body;
regmodel.R0.write(status, .value(value), .parent(this));
endtask
endclass

class read_seq extends bus_env_default_seq;
...
```

```
class test_base extends uvm_test;
...
task write(byte value); // Runs write_seq
...
task read(output byte value); // Runs read_seq
...
endclass

Details are tool-specific
```



Call UVM Functions from PSS

```
buffer data_buff_s {
  rand bit [7:0] data;
}
```

```
action write data {
  output data buff s dout;
  exec body SV = """
    write( {{dout.data}} );
  11 11 11
action read data {
  input data buff s din;
  exec body SV = """
    read( {{din.data}} );
  11 11 11
```



A PSS Test Scenario


```
component my_reg {
  action write_data {...}
  action read data {...}
  action write then read {
    activity {
      do write data;
      do read data;
```

Generated UVM Code

```
PSS
component my_reg {
 action write data {...}
 action read data {...}
 action write then read {
   activity {
      do write data;
      do read data;
```

```
UVM
class bus env reg seq extends ...
  `uvm object utils(bus env reg seq)
  task body;
     write('hab);
     read(data);
  endtask
endclass
                 Details are tool-specific
```

PSS + UVM





Portable Stimulus versus UVM: What's the Difference?

What is PSS?

What does it look like to use PSS with UVM?



PSS versus UVM

PSS Semantics

Generated UVM Code


```
PSS
component my_reg {
  action write data {...}
  action read data {...}
  action write then read {
    activity {
      do write data;
      do read data;
     Constraints (declarative)
```

```
UVM
class bus env reg seq extends ...
  `uvm object utils(bus env reg seq)
  task body;
     write('hab);
     read(data);
  endtask
endclass
               Procedural
```



PSS versus UVM

```
PSS
activity {
 do write_data;
 do read data;
                     write
                      read
```





Procedural versus Constraints

SystemVerilog

Procedural

Constraints

int v;


int v;

initial
v = 2;

constraint c1 { v == 2; }

initial
 v = ??

constraint c2 { v > 3; v < 8; }



Constraints are Composable

Constraints

Procedural

constraint c2 { $v > 3; v < 8; }$

constraint c3 { v > 5; v < 12; }

Composition



constraint c4 { v > 5; v < 8; }

initial v = 6



0 (11 (1

Contradiction!



PSS versus **UVM**

In PSS, everything is a constraint (almost)!



Portable Stimulus versus UVM: What's the Difference?

What is PSS?

What does it look like to use PSS with UVM?

PSS versus UVM

PSS Semantics



More Actions


```
buffer data_buff_s {
   rand bit [7:0] data;
}

Buffer must be written
   before it can be read
```

```
action write data {
  output data buff s dout;
action read data {
  input data buff s din;
action clear data {
  output data buff s dout;
```

Possible Schedules


```
write_data w1, w2;
read_data r1, r2;
clear_data c1, c2;
activity {
  w1;
  r1;
}
```



Further Activities - Select


```
write_data w1, w2;
read_data r1, r2;

activity {
   select {
     r1;
     r2;
   }
}
```



Further Activities – Parallel, Repeat

```
activity {
    a;
    parallel {
        b;
        repeat (2) {
          c;
        }
    }
    d;
}
```





rsc

Flow Objects and Resources

buf Buffer must be written before being read

str Stream must be written and read in parallel

sta State get initialized, cannot be written concurrently

Resource can be locked, shared, and pooled



Inferred Actions


```
buffer data_buff_s {...}
stream data_stream_s {...}

action produce_data {
  input data_buf_s din;
  output data_stream_s dout;
  ...}


action consume_data {
  input data_stream_s din;
  ...}
```

```
write_data w;
produce_data p;
consume_data c;
```

```
activity {
   c;
}
```



PSS as a Language







Summary

PSS

For HW, SW, and System test

Architects, HW, SW, post-silicon

A new language

Constraints only

Generates tests in C or UVM

UVM

For hardware verification

For UVM experts

SystemVerilog Class Library

Large, complex, complete

Standalone

36



SoC Design & Verification

FPGA & Hardware Design

Embedded Software

Python & Deep Learning

- » SystemVerilog » UVM
- » SystemC » TLM-2.0 » Arm
- » VHDL » Verilog » Perl » Tcl
- » Xilinx » Intel (Altera)
- » Emb C/C++ » Emb Linux
- » Yocto » RTOS » Security » Arm



















