

Arm® Architecture Reference Manual Armv8, for Aprofile architecture

Known issues in Issue G.b

Non-Confidential

Issue 04

Copyright © 2020-2021 Arm Limited (or its affiliates). 102105_G.b_04_en All rights reserved.



Arm[®] Architecture Reference Manual Armv8, for A-profile architecture **Known issues in Issue G.b**

Copyright © 2020-2021 Arm Limited (or its affiliates). All rights reserved.

Release information

Document history

Issue	Date	Confidentiality	Change	
F.c-04	18 December 2020	Non- Confidential	Known Issues in Arm® Architecture Reference Manual, Issue F.c, as of 18 December 2020	
G.a-05	30 June 2021	Non- Confidential	Known Issues in Arm® Architecture Reference Manual, Issue G.a, as of 18 June 2021	
G.b-00	22 July 2021	Non- Confidential	Known Issues in Arm® Architecture Reference Manual, Issue G.b, as of 9 July 2021	
G.b-01	31 August 2021	Non- Confidential	Known Issues in Arm® Architecture Reference Manual, Issue G.b, as of 20 August 2021	
G.b-02	30 September 2021	Non- Confidential	Known Issues in Arm® Architecture Reference Manual, Issue G.b, as of 17 September 2021	
G.b-03	29 October 2021	Non- Confidential	Known Issues in Arm® Architecture Reference Manual, Issue G.b, as of 22 October 2021	
G.b-04	30 November 2021	Non- Confidential	Known Issues in Arm® Architecture Reference Manual, Issue G.b, as of 19 November 2021	

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has

undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2020–2021 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Product Status

The information in this document is Final, that is for a developed product.

Web address

developer.arm.com

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

Contents

1 Introduction	9
1.1 Conventions	9
1.2 Additional reading	10
1.3 Feedback	10
1.4 Other information	11
2 Known issues	12
2.1 D14596	12
2.2 D16720	12
2.3 D17015	12
2.4 D17077	13
2.5 D17119	14
2.6 D17591	15
2.7 D17736	16
2.8 R17743	16
2.9 C17811	16
2.10 R17871	17
2.11 R17872	18
2.12 D17876	18
2.13 D17896	18
2.14 D17905	19
2.15 E17909	19
2.16 D17919	21
2.17 D17956	23
2.18 D18000	24
2.19 D18001	25
2.20 D18002	26
2.21 D18012	27
2.22 D18024	28
2.23 D18035	29
2.24 D18042	30
2.25 D18055	30

2.26	D18093	31
2.27	D18094	31
2.28	3 D18106	32
2.29	D18109	33
2.30	D18118	34
2.31	D18133	34
2.32	D18138	35
2.33	D18140	35
2.34	- D18144	36
2.35	D18152	36
2.36	D18160	37
2.37	D18162	37
2.38	D18165	38
2.39	D18169	38
2.40	D18183	39
2.41	R18187	39
2.42	D18196	40
2.43	D18200	41
2.44	- D18202	41
2.45	D18203	42
2.46	D18216	42
2.47	D18225	42
2.48	D18240	43
2.49	C18241	43
2.50	R18243	43
2.51	C18253	43
2.52	D18258	44
2.53	D18262	44
2.54	- D18264	45
2.55	D18266	45
2.56	D18272	46
2.57	D18282	47
2.58	D18284	47
2.59	D18288	48
2.60	D18291	49
2.61	D18294	49

2.62	D18299	. 50
2.63	D18300	. 50
2.64	C18301	50
2.65	R18319	51
2.66	D18325	.51
2.67	D18330	. 53
2.68	R18338	53
2.69	D18347	. 53
2.70	D18352	. 54
2.71	R18353	54
2.72	D18354	. 54
2.73	D18358	. 55
2.74	D18364	. 55
2.75	D18366	. 56
2.76	D18367	. 56
2.77	D18370	. 57
2.78	D18371	. 57
2.79	D18403	. 58
2.80	D18426	. 59
2.81	D18428	. 59
2.82	D18431	. 62
2.83	D18434	. 63
2.84	D18443	. 63
2.85	D18444	. 64
2.86	D18451	. 65
2.87	D18454	. 65
2.88	D18457	. 66
2.89	D18459	. 66
2.90	D18463	. 66
2.91	D18464	. 67
2.92	D18465	. 67
2.93	R18467	67
2.94	D18478	. 67
2.95	D18482	. 68
2.96	R18495	68
2 97	D18507	69

2.98)18508	70
2.99 [018520	70
2.100	D18525	71
2.101	D18530	71
2.102	D18532	71
2.103	C18533	72
2.104	C18534	72
2.105	D18538	73
2.106	D18551	73
2.107	D18554	74
2.108	D18558	74
2.109	D18563	74
2.110	D18564	74
2.111	D18565	75
2.112	R18570	75
2.113	C18576	76
2.114	C18578	76
2.115	D18581	76
2.116	D18582	77
2.117	D18593	78
2.118	C18597	78
2.119	D18601	79
2.120	D18628	79
2.121	D18629	79
2.122	D18637	80
2.123	D18647	80
2.124	D18650	80
2.125	R18653	81
2124	C19490	Ω1

1 Introduction

1.1 Conventions

The following subsections describe conventions used in Arm documents.

Glossary

The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm® Glossary for more information: developer.arm.com/glossary.

Typographic conventions

Arm documentation uses typographical conventions to convey specific meaning.

Convention	Use
italic	Introduces special terminology, denotes cross-references, and citations.
bold Highlights interface elements, such as menu names. Denotes signal names. Also used for descriptive lists, where appropriate.	
monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, code.	
monospace italic	Denotes arguments to monospace text where the argument is to be replaced by a specific value.
monospace bold	Denotes language keywords when used outside example code.
monospace <u>underline</u>	Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
<and></and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:
	MRC p15, 0, <rd>, <crn>, <opcode_2></opcode_2></crn></rd>
SMALL CAPITALS	Used in body text for a few terms that have specific technical meanings, that are defined in the Arm Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.
Caution	This represents a recommendation which, if not followed, might lead to system failure or damage.
Warning	This represents a requirement for the system that, if not followed, might result in system failure or damage.
Danger	This represents a requirement for the system that, if not followed, will result in system failure or damage.

Convention	Use
Note	This represents an important piece of information that needs your attention.
- Tip	This represents a useful tip that might make it easier, better or faster to perform a task.
Remember	This is a reminder of something important that relates to the information you are reading.

1.2 Additional reading

This document contains information that is specific to this product. See the following documents for other relevant information:

Table 1-2: Arm publications

Document Name	Document ID	Licensee only
Arm [®] Architecture Reference Manual Armv8, for A-profile architecture, Issue G.b	DDI 0487G.b	No

1.3 Feedback

Arm welcomes feedback on this product and its documentation.

Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic
 procedures if appropriate.

Feedback on content

If you have comments on content then send an e-mail to errata@arm.com. Give:

- The title Arm® Architecture Reference Manual Armv8, for A-profile architecture Known issues in Issue G.b.
- The number 102105_G.b_04_en.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.



Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

1.4 Other information

See the Arm website for other relevant information.

- Arm® Developer.
- Arm® Documentation.
- Technical Support.
- Arm® Glossary.

2 Known issues

This document records known issues in the Arm Architecture Reference Manual, Armv8, for Aprofile architecture (DDI 0487), Issue G.b.

Key

- C = Clarification.
- D = Defect.
- R = Relaxation.
- E = Enhancement.

2.1 D14596

In section I5.7.15 (CNTSR, Counter Status Register), the bit assignment is changed to the following:

- [31:18] **RESO**
- [17:8] FCACK

2.2 D16720

In section D5.7.2 (Enhanced support for nested virtualization), the following table entry is added to Table D5-50 'Redirection of accesses to special-purpose registers at EL2':

Special register access instruction	Named EL2 register	Actual register accessed
op1 = 4, CRm=6, op2=0	TFSR_EL2	TFSR_EL1

2.3 D17015

Details of traps will be added through the use of new LDC and STC accessibility pseudocode in sections G8.3.17 (DBGDTRRXint) and G8.3.18 (DBGDTRTXint). This accessibility pseudocode is the same as for the equivalent MRC and MCR instructions, except that:

- The reported exception syndrome value, if applicable, is 0x06.
- For LDC instructions the accessibility pseudocode loads the value to be written to the System register from 'MemA[address, 4]', where 'address' is the virtual address calculated by the LDC instruction.

2.4 D17077

In section J1.2.4 (aarch32/translation), the code in the functions AArch32.S1TranslateLD() and AArch32.S1TranslateSD() reading:

is updated to read:

In the same section, the code within the functions AArch32.S1WalkLD() and AArch32.S1WalkSD() reading:

is updated to read:

In section J1.1.5 (aarch64/translation), the code within the function AArch64.S1Translate() reading:

```
// Shareability of target memory subject to stage 2 translation
// is maintained as input to stage 2
if regime == Regime_EL10 && EL2Enabled() && HCR_EL2.VM == '1' then
    memattrs.shareability = walkstate.memattrs.shareability;
else
    memattrs.shareability = NormaliseShareability(memattrs);
```

is updated to read:

In the same section, the code within the function AArch64.S1Walk() reading:

```
// Shareability of target memory subject to stage 2 translation
// is maintained as input to stage 2.
if regime == Regime_EL10 && EL2Enabled() && HCR_EL2.VM == '1' then
    walkmemattrs.shareability = walkstate.memattrs.shareability;
else
    walkmemattrs.shareability = NormaliseShareability(walkmemattrs);
```

is updated to read:

2.5 D17119

In sections F3.1.10 (Advanced SIMD shifts and immediate generation), sub-section 'Advanced SIMD two registers and shift amount' and F4.1.22 (Advanced SIMD shifts and immediate generation), sub-section 'Advanced SIMD two registers and shift amount', the following constraints are added to VMOVL:

- 'L' must be '0'.
- 'imm3H' cannot be '000'.

2.6 D17591

In section G8.2.123 (RMR, Reset Management Register), the MCR accessibility code that currently reads:

```
if PSTATE.EL IN {EL1, EL3} && IsHighestEL(PSTATE.EL) then
    RMR = R[t];
else
    UNDEFINED;
```

is modified to:

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if IsHighestEL(EL1) then
        RMR = R[t];
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    if CP15SDISABLE == HIGH then
        UNDEFINED;
elsif CP15SDISABLE2 == HIGH then
        UNDEFINED;
else
        RMR = R[t];
```

In section G8.2.114 (MVBAR, Monitor Vector Base Address Register), the MCR accessibility code that currently reads:

```
elsif PSTATE.EL == EL3 then
  if SCR.NS == '0' && CP15SDISABLE == HIGH then
      UNDEFINED;
elsif SCR.NS == '0' && CP15SDISABLE2 == HIGH then
      UNDEFINED;
else
      MVBAR = R[t];
```

is modified to:

```
elsif PSTATE.EL == EL3 then
   if CP15SDISABLE == HIGH then
       UNDEFINED;
elsif CP15SDISABLE2 == HIGH then
       UNDEFINED;
else
   MVBAR = R[t];
```

Similar changes are made in the following sections to exclude checks for the SCR.NS bit:

- G8.2.119 (NSACR, Non-Secure Access Control Register).
- G8.3.35 (SDER, Secure Debug Enable Register).
- G8.3.34 (SDCR, Secure Debug Control Register).

2.7 D17736

In section J1.3.1 (shared/debug), the description for ExternalNoninvasiveDebugEnabled() that reads:

is updated to read:

2.8 R17743

In section D9.7.3 (Memory access types and coherency), the following text is removed:

The SPU acts as a separate observer in the system and is subject to the rules regarding coherency.

In section D9.9 (Synchronization and Statistical Profiling), the following text is removed:

Although the SPU acts as another observer in the system, for determining the Shareability domain of the DSB instructions, the writes of sample records are treated as coming from the PE that is being profiled.

2.9 C17811

In section I5.8.32 (ERR<n>STATUS, Error Record Primary Status Register, n = 0 - 65534), under the heading 'Accessing the ERR<n>STATUS', the text that reads:

To ensure correct and portable operation, when software is clearing the valid fields in the register to allow new errors to be recorded, Arm recommends that software:

- Read ERR<n>STATUS and determine which fields need to be cleared to zero.
- Write ones to all the W1C fields that are nonzero in the read value.
- Write zero to all the W1C fields that are zero in the read value.

• Write zero to all the RW fields.

is clarified to read:

To ensure correct and portable operation, when software is clearing the valid fields in the register to allow new errors to be recorded, Arm recommends that software:

- Read ERR<n>STATUS and determine which fields need to be cleared to zero.
- In a single write to ERR<n>STATUS:
 - Write ones to all the W1C fields that are nonzero in the read value.
 - Write zero to all the W1C fields that are zero in the read value.
 - Write zero to all the RW fields.
- Read back ERR<n>STATUS after the write to confirm no new fault has been recorded.

2.10 R17871

In section B2.3.2 (Dependency definitions), the following definitions are added:

- Pick Basic dependency.
- Pick Address dependency.
- Pick Data dependency.
- Pick Control dependency.
- Pick dependency.

In section B2.3.3 (Ordering relations), the definition 'Locally-ordered-before' is updated, and the following definitions are added:

- Pick-ordered-before.
- Pick-locally-ordered-before.

In section B2.3.6 (External ordering constraints), the following definitions are updated:

- Ordered-before.
- External completion requirement.
- External global completion requirement.

The equivalent changes are made for AArch32 in the following sections:

- E2.3.2 (Dependency defintions).
- E2.3.3 (Ordering relations).
- E2.3.6 (External ordering constraints).

2.11 R17872

In section B2.3.3 (Ordering relations), the text in the definition of Atomic-ordered-before that currently reads:

• RW1 is a memory write effect W1 generated by an atomic instruction or a successful Store-Exclusive instruction and RW2 is a memory read effect R2 generated by an instruction with Acquire or AcquirePC semantics such that R2 is a Local read successor of W1.

is relaxed to read:

• RW1 is a read memory effect R1 generated by an atomic instruction and RW2 is a read memory effect R2 generated by an instruction with Acquire or AcquirePC semantics such that R2 is a Local read successor of the write memory effect W3 generated by the same generated by an atomic instruction or a successful Store-Exclusive instruction and RW2 is a memory read effect R2 generated by the same atomic instruction as R1.

2.12 D17876

In section B2.3.9 (Restrictions on the effects of speculation), in the subsection 'Restrictions on the effects of speculation', the following text is added:

Data loaded as a result of a speculative accesses made after TLBI + DSB + ERET using a translation that was invalidated by the TLBI cannot be used to form an address, to generate condition codes, or to generate SVE predicate values to be used by other instructions in the speculative sequence and the execution timing of any other instructions in the speculative sequence is not a function of the data loaded.

2.13 D17896

This reverts the change that was originally communicated.

In section D13.2.123 (TCR_EL1, Translation Control Register (EL1)), the text under the 'Otherwise' heading in the HWU* fields that reads:

Reserved, RAZ/WI.

is corrected to read:

Reserved, **RESO**.

Equivalent changes are made to HWU* fields in the following sections:

- D13.2.124 (TCR EL2, Translation Control Register (EL2)).
- D13.2.125 (TCR EL3, Translation Control Register (EL3)).
- D13.2.148 (VTCR EL2, Virtualization Translation Control Register).

- G8.2.165 (TTBCR2, Translation Table Base Control Register 2).
- G8.2.171 (VTCR, Virtualization Translation Control Register).

The equivalent change is made to the T2E field in section G8.2.164 (TTBCR, Translation Table Base Control Register).

2.14 D17905

Armv8.7 introduced the following features:

- FEAT_LS64, which supports atomic single-copy 64-byte loads and stores without return.
- FEAT LS64 V, which supports atomic single-copy 64-byte stores with return.
- FEAT_LS64_ACCDATA, which supports atomic single-copy 64-byte ELO stores with return.

Several instances of FEAT_LS64_V and FEAT_LS64_ACCDATA are incorrectly identified as FEAT_LS64. These these instances are corrected across the ArmARM.

2.15 E17909

Arm® Architecture Reference Manual Armv8, for A-profile architecture, Issue G.b introduces FEAT_WFxT2, which adds support for reporting the register number for trapped WFxT instructions in ESR_ELx. E17909 removes FEAT_WFxT2, and adds the functionality that was introduced by FEAT_WFxT2 to FEAT_WFxT.

In section A2.10.1 (Architectural features added by Armv8.7), the title that reads 'FEAT_WFxT and FEAT_WFxT2, WFE and WFI instructions with timeout' is updated to read 'FEAT_WFxT, WFE and WFI instructions with timeout', and the text under the title is updated to read:

FEAT_WFxT introduces WFET and WFIT. These instructions support the generation of a local timeout event to act as a wake-up event for the PE when the virtual count in CNTVCT_ELO equals or exceeds the value supplied by the instruction for the first time. The register number that holds the timeout value for trapped WFET and WFIT instructions is reported in ESR_ELx.

These instructions are added to the A64 instruction set only.

FEAT WFxT is mandatory in Armv8.7 implementations.

The ID AA64ISAR2 EL1.WFxT field identifies the presence of FEAT WFxT.

In section D13.2.64 (ID_AA64ISAR2_EL1), the 'WFxT, bits [3:0]' field is updated to read:

Indicates support for the WFET and WFIT instructions in AArch64 state. Defined values are:

0b0000 WFET and WFIT are not supported.

0b0010 WFET and WFIT are supported, and the register number is reported in the ESR_ELx on exceptions.

All other values are reserved.

FEAT WFxT implements the functionality identified by the value 0b0010.

From Armv8.7, the only permitted value is 0b0010.

Correspondingly, in sections D13.2.37 (ESR_EL1), D13.2.38 (ESR_EL2), and D13.2.39 (ESR_EL3), in the ISS encoding an exception from a WF* instruction, the following fields are added:

RN, bits [9:5]

When FEAT_WFxT is implemented:

Register Number. Indicates the Register Number supplied for a WFET or WFIT instruction.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally **UNKNOWN** value.

Otherwise:

Reserved, RESO.

RV, bit [2]

When FEAT WFxT is implemented:

Register field Valid.

If TI[1] == 1, then this field indicates whether RN holds a valid register number for the register argument to the trapped WFET or WFIT instruction.

0b0 Register field invalid.

0b1 Register field valid.

If TI[1] == 0, then this field is RESO.

This field is set to 1 on a trap on WFET or WFIT.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally **UNKNOWN** value.

Otherwise:

Reserved, RESO.

2.16 D17919

In section J1.1.5 (aarch64/translation), the function AArch64.MemSwapTableDesc() reading:

```
(FaultRecord, bits(64)) AArch64.MemSwapTableDesc(...)
    descupdateaccess = CreateAccessDescriptor(AccType_ATOMICRW);
    if ee == '1' then
        new_desc = BigEndianReverse(new_desc);
prev desc = BigEndianReverse(prev desc);
    // All observers in the shareability domain observe the
    // following memory read and write accesses atomically.
    (memstatus, mem desc) = PhysMemRead(descupdateaddress, 8, descupdateaccess);
    if IsFault (memstatus) then
    iswrite = FALSE;
    fault = HandleExternalTTWAbort(memstatus, iswrite, descupdateaddress, descup\
dateaccess, 8, fault);
    if IsFault(fault.statuscode) then
        fault.acctype = AccType_ATOMICRW;
return (fault, bits(64) UNKNOWN);
    if mem desc == prev desc then
        memstatus = PhysMemWrite(descupdateaddress, 8, descupdateaccess, new_desc);
        iswrite = TRUE;
        if IsFault (memstatus) then
             fault = HandleExternalTTWAbort(memstatus, iswrite, descupdateaddress,
 descupdateaccess, 8, fault);
             fault.acctype = memstatus.acctype;
             if IsFault(fault.statuscode) then
                 fault.acctype = AccType_ATOMICRW;
                 return (fault, bits(64) UNKNOWN);
        mem desc = new desc;
    if ee == '1' then
        mem desc = BigEndianReverse(mem desc);
    assert mem desc == new desc;
    return (fault, mem desc);
```

is updated to read:

```
(FaultRecord, bits(64)) AArch64.MemSwapTableDesc(...)
    descupdateaccess = CreateAccessDescriptor(AccType_ATOMICRW);

// All observers in the shareability domain observe the
    // following memory read and write accesses atomically.
    (memstatus, mem_desc) = PhysMemRead(descupdateaddress, 8, descupdateaccess);
    if ee == 'l' then
        mem_desc = BigEndianReverse(mem_desc);

if IsFault(memstatus) then
    iswrite = FALSE;
    fault = HandleExternalTTWAbort(memstatus, iswrite, descupdateaddress, descup\
dateaccess, 8, fault);
    if IsFault(fault.statuscode) then
        fault.acctype = AccType_ATOMICRW;
        return (fault, bits(64) UNKNOWN);

if mem_desc == prev_desc then
        ordered_new_desc = if ee == 'l' then BigEndianReverse(new_desc) else new_de\
sc;
```

```
memstatus = PhysMemWrite(descupdateaddress, 8, descupdateaccess, or\
dered_new_desc);

if IsFault(memstatus) then
    iswrite = TRUE;
    fault = HandleExternalTTWAbort(memstatus, iswrite, descupdateaddress,
descupdateaccess, 8, fault);
    fault.acctype = memstatus.acctype;
    if IsFault(fault.statuscode) then
        fault.acctype = AccType_ATOMICRW;
        return (fault, bits(64) UNKNOWN);

// Reflect what is now in memory (in little endian format)
    mem_desc = new_desc;

return (fault, mem_desc);
```

In section J1.1.5 (aarch64/translation), the function AArch64.S1Translate() reading:

is updated to read:

In section J1.1.5 (aarch64/translation), the function AArch64.S2Translate() reading:

is updated to read:

```
(FaultRecord, AddressDescriptor) AArch64.S2Translate(...)
...
repeat
    (fault, descaddress, walkstate, descriptor) = AArch64.S2Walk(fault, ipa,
walkparams, acctype, iswrite, slaarch64);
...
    (fault, mem_desc) = AArch64.MemSwapTableDesc(fault, descriptor, new_de\
sc, walkparams.ee, descaddress);
until new_desc == descriptor || mem_desc == new_desc;
if fault.statuscode != Fault_None then
    return (fault, AddressDescriptor UNKNOWN);
```

2.17 D17956

In section K11.3.3 (Ticket Locks), the text that currently reads:

Releasing the ticket lock simply involves incrementing the current ticket number, that is still assumed to be in R3, and doing a Store-Release:

is corrected to read:

Releasing the ticket lock simply involves incrementing the current ticket number, which is assumed in this example to be in R6, and doing a Store Release:

Within the same section, the AArch64 code that reads:

```
ADD W5, W5, \#0x10000 ; increment the next number STXR W6, W5, [X1] ; and update the value
```

is corrected to read:

```
ADD W3, W5, \#0x10000 ; increment the next number STXR W6, W3, [X1] ; and update the value
```

Similarly, the AArch32 code within the same section that reads:

```
ADD R5, R5, \#0x10000 ; increment the next number STREX R6, R5, [R1] ; and update the value
```

is corrected to read:

```
ADD R3, R5, \#0x10000; increment the next number STREX R6, R3, [R1]; and update the value
```

The AArch32 code within the same section that reads:

BEQ block_start

is enhanced to read:

MOV R6, R5 BEQ block start

The equivalent changes for this enhancement are made in section K11.3.4 (Use of Wait For Event (WFE) and Send Event (SEV) with locks), in the AArch32 code within the subsection 'Ticket lock'.

2.18 D18000

In section D7.10.3 (Common event numbers), subsection 'Common microarchitectural events', the following events are redefined as counting the accesses made by the hardware prefetcher, rather than the refills:

- 0x8145, L1I CACHE HWPRF.
- 0x814D, L2I_CACHE_HWPRF.
- 0x8154, L1D_CACHE_HWPRF.
- 0x8155, L2D CACHE HWPRF.
- 0x8156, L3D CACHE HWPRF.

For example, '0x8154, L1D_CACHE_HWPRF, Level 1 data cache hardware prefetch' is defined as:

The counter counts each access counted by L1D_CACHE that is not counted by L1D_CACHE_RW or L1D_CACHE_PRFM.

Correspondingly, the events L<n>I_CACHE_REFILL_HWPRF and L<n>D_CACHE_REFILL_HWPRF are defined. For example, L1D_CACHE_REFILL_HWPRF is defined as:

The counter counts each hardware prefetch access counted by L1D_CACHE_HWPRF that causes a refill of the Level 1 data or unified cache from outside the Level 1 data or unified cache of this PE.

Equivalent event definitions are added for the other L<n>D_CACHE and L<n>I_CACHE cache levels.

Within the same subsection, the definitions of the L<n>D_CACHE, L<n>I_CACHE, L<n>D_CACHE_REFILL, and L<n>I_CACHE_REFILL events are redefined to include the hardware prefetcher. For example, the text in '0x0004, L1D_CACHE, Level 1 data cache access' that reads:

When the L1D_CACHE_PRFM and L1D_CACHE_RW events are implemented, accesses to the Level 1 data or unified cache due to a preload or prefetch instruction are counted. Otherwise, it is

IMPLEMENTATION DEFINED whether accesses to the Level 1 data or unified cache due to a preload or prefetch instruction are counted.

is changed to read:

When the L1D_CACHE_RW event is implemented:

- If the L1D_CACHE_PRFM event is implemented, accesses to the Level 1 data or unified cache due to a preload or prefetch instruction are counted. Otherwise, these are not counted.
- If the L1D_CACHE_HWPRF event is implemented, accesses to the Level 1 data or unified cache due to a hardware prefetcher are counted. Otherwise, these are not counted.

When the L1D_CACHE_RW event is not implemented, it is **IMPLEMENTATION DEFINED** whether accesses to the Level 1 data or unified cache due to a preload or prefetch instructions or due to a hardware prefetcher are counted.

Equivalent changes are made to the other L<n>D CACHE and L<n>I CACHE cache access events.

Also within the same subsection, the following text in '0x8140, L1D_CACHE_RW, Level 1 data or unified cache demand access':

The counter counts each access counted by L1D_CACHE that is not counted by L1D_CACHE_PRFM.

is changed to read:

The counter counts each access counted by L1D_CACHE that is due to a demand read or demand write access.

Equivalent changes are made to the other L<n>D_CACHE_RW and L<n>I_CACHE_RD demand cache access events.

2.19 D18001

In section D2.10.6 (Watchpoint behavior on other instructions), the Note that reads:

Note: Despite its mnemonic, the DC ZVA, Data Cache Zero by VA instruction is not a data cache maintenance instruction.

is clarified to read:

Note: Despite their mnemonics, the DC GVA, DC GZVA, and DC ZVA instructions are not data cache maintenance instructions.

The equivalent Notes in sections D2.10.5 (Determining the memory location that caused a Watchpoint exception) and D4.4.8 (A64 Cache maintenance instructions), subsection 'The data cache maintenance instruction (DC)', are similarly clarified.

The following changes are made in section D4.4.8 (A64 Cache maintenance instructions), subsection 'Ordering and completion of data and instruction cache instructions':

- The references to 'data cache instructions, other than DC ZVA' are clarified to 'data cache instructions, other than DC ZVA, GC GVA, and DC GZVA'.
- In the list for all data cache maintenance instructions that do not specify an address, the
 reference 'other than Data Cache Zero' is clarified to 'other than DC ZVA, GC GVA, and DC
 GZVA'.

In section D5.4.2 (About PSTATE.PAN), the following item in the list of instructions that the PAN bit does not affect:

Data Cache instructions other than DC ZVA.

is clarified to read:

Data cache instructions other than DC GVA, DC GZVA, and DC ZVA.

2.20 D18002

In section D7.10.3 (Common event numbers), subsection 'Common microarchitectural events', the following changes are made:

- In the definitions of the STALL_FRONTEND_L<n>I, STALL_FRONTEND_MEM, and STALL_FRONTEND_TLB events (0x8159-0x815C), the text that reads 'demand miss' is clarified to read 'demand instruction miss'.
- In the STALL_BACKEND_L<n>D and STALL_BACKEND_TLB events (0x8165-0x8167), the text that reads 'demand miss' is clarified to read 'demand data miss'.
- In the STALL_BACKEND_MEM event (0x4005), the text that reads 'cache miss' is clarified to read 'demand data miss', and the text that reads 'the last level of cache' is clarified to read 'the last level of data or unified cache'.

For example, in STALL_BACKEND_L2D the text that reads:

The counter counts each cycle counted by STALL_BACKEND_MEMBOUND when there is a demand miss in the second level data or unified cache.

is clarified to read:

The counter counts each cycle counted by STALL_BACKEND_MEMBOUND when there is a demand data miss in the second level data or unified cache.

Additionally, the STALL_FRONTEND_L<n>I and STALL_BACKEND_L<n>D events are modified such that they are only counted if the corresponding STALL_FRONTEND_L<n+1>I or STALL_BACKEND_L<n+1>D event is not counted. These event definitions and the MEM event definitions are also updated such that: if an LnI or LnD event is an alias for MEM, then the LnI or LnD event is not implemented, and the counter does not count. For example, '0x8165, STALL BACKEND L1D, Backend stall cycles, level 1 data cache' is updated to read:

The counter counts each cycle counted by STALL_BACKEND_MEMBOUND when there is a demand data miss in the first level of data or unified cache.

This counter does not count the cycle if any of the following are true:

- The STALL_BACKEND_L2D event is implemented and there is a demand data miss in the second level of data or unified cache, meaning the STALL_BACKEND_L2D event counts the cycle.
- There is a demand data miss in the last level of data or unified cache within the PE clock domain, meaning the STALL BACKEND MEM event counts the cycle.

This event is only implemented if the first level of data or unified cache is implemented within the PE clock domain and is not the last level of data or unified cache within the PE clock domain.

In section D8.3.1 (Architected event counters), the text in the definition of the '0x4005, STALL BACKEND MEM, Memory stall cycles' AMU event, that reads:

The counter counts cycles in which the PE is unable to dispatch instructions from the frontend to the backend of the PE due to a backend stall caused by a miss in the last level of cache within the PE clock domain or, if Armv8.7 is implemented, non-cacheable access in progress.

If Armv8.7 is not implemented, it is **IMPLEMENTATION DEFINED** whether the counter counts backend stall cycles when a non-cacheable access is in progress.

is changed to read:

The counter counts cycles in which the PE is unable to dispatch instructions from the frontend to the backend of the PE due to a backend stall caused by a demand data miss in the last level of data or unified cache within the PE clock domain or, if Armv8.7 is implemented, a non-cacheable data access in progress.

If Armv8.7 is not implemented, it is **IMPLEMENTATION DEFINED** whether the counter counts backend stall cycles when a non-cacheable data access is in progress.

2.21 D18012

In section J1.3.4 (shared/trace), the function that reads:

```
boolean TraceAllowed()
...

TGE_bit = if EL2Enabled() then HCR_EL2.TGE else '0';
case PSTATE.EL of
    when EL3 TRE_bit = if !HaveAArch64() then TRFCR.E1TRE else '0';
when EL2 TRE_bit = TRFCR_EL2.E2TRE;
when EL1 TRE_bit = TRFCR_EL1.E1TRE;
when EL0 TRE_bit = if TGE_bit == '1' then TRFCR_EL2.E0HTRE else TR\
FCR_EL1.E0TRE;``
```

Is corrected to read:

And the following functions are added:

```
// EffectiveTGE()
// Returns effective TGE value
bit EffectiveTGE()
    if EL2Enabled() then
        return if ELUsingAArch32(EL2) then HCR.TGE else HCR EL2.TGE;
        return '0';
                          // Effective value of TGE is zero
// EffectiveE2TRE()
// Returns effective E2TRE value
bit EffectiveE2TRE()
   return if UsingAArch32() then HTRFCR.E2TRE else TRFCR EL2.E2TRE;
// EffectiveE1TRE()
// Returns effective E1TRE value
bit EffectiveE1TRE()
   return if UsingAArch32() then TRFCR.E1TRE else TRFCR EL1.E1TRE;
// EffectiveE0HTRE()
// Returns effective EOHTRE value
bit EffectiveEOHTRE()
    return if ELUsingAArch32(EL2) then HTRFCR.EOHTRE else TRFCR EL2.EOHTRE;
// EffectiveEOTRE()
// Returns effective EOTRE value
bit EffectiveEOTRE()
    return if ELUsingAArch32(EL1) then TRFCR.EOTRE else TRFCR EL1.EOTRE;
```

2.22 D18024

In section J1.3.3 (shared/functions), in the routine ELStateUsingAArch32K() the code which reads:

```
if !HaveAArch32EL(el) then
    return (TRUE, FALSE); // Exception level is using AArch64
elsif secure && el == EL2 then
```

```
return (TRUE, FALSE); // Secure EL2 is using AArch64
elsif HighestELUsingAArch32() then
return (TRUE, TRUE); // Highest Exception level, and therefore all levels
are using AArch32
elsif el == HighestEL() then
return (TRUE, FALSE); // This is highest Exception level, so is using
AArch64
```

is updated to read:

```
if !HaveAArch32EL(el) then
    return (TRUE, FALSE); // Exception level is using AArch64
elsif secure && el == EL2 then
    return (TRUE, FALSE); // Secure EL2 is using AArch64
elsif HighestELUsingAArch32() then
    return (TRUE, TRUE); // Highest Exception level, and therefore all levels
are using AArch32
```

2.23 D18035

In section D13.4.9 (PMEVTYPER<n>_ELO, Performance Monitors Event Type Registers, n = 0 - 30), the text in the evtCount field that reads:

If evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:

- For the range 0×0000 to 0×003 F, no events are counted, and the value returned by a direct or external read of the evtCount field is the value written to the field.
- If 16-bit evtCount is implemented, for the range 0x4000 to 0x403F, no events are counted, and the value returned by a direct or external read of the evtCount field is the value written to the field.
- For IMPLEMENTATION DEFINED events, it is UNPREDICTABLE what event, if any, is counted, and the value returned by a direct or external read of the evtCount field is **UNKNOWN**.

is corrected to read:

If PMEVTYPER<n>_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:

- For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER<n>_ELO.evtCount field is the value written to the field.
- If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER<n>_ELO.evtCount field is the value written to the field.
- For other values, it is UNPREDICTABLE what event, if any, is counted, and the value returned by a direct or external read of the PMEVTYPER<n> ELO.evtCount field is **UNKNOWN**.

Additionally, the text in the same field that reads:

Arm recommends that the behavior across a family of implementations is defined such that if a given implementation does not include an event from a set of common IMPLEMENTATION DEFINED events, then no event is counted and the value read back on evtCount is the value written.

is replaced by the following text:

Arm recommends that for all values that represent reserved or unsupported events, no events are counted and the value returned by a direct or external read of the PMEVTYPER<n>_ELO.evtCount field is the value written to the field.

The equivalent changes are made in sections G8.4.11 (PMEVTYPER<n>, Performance Monitors Event Type Registers, n = 0 - 30), and I5.3.24 (PMEVTYPER<n>_ELO, Performance Monitors Event Type Registers, n = 0 - 30).

2.24 D18042

In section D13.2.37 (ESR_EL1, Exception Syndrome Register (EL1)), in the ISS encoding for an exception from an Instruction Abort, the following Note in the IFSC, bits [5:0] field is deleted:

Note: Because Access flag faults and Permission faults can result only from a Block or Page translation table descriptor, they cannot occur at level 0.

The same Note is deleted in the ISS encoding for an exception from a Data Abort, in the DFSC, bits [5:0] field.

The equivalent changes are made in the following sections:

- D13.2.38 (ESR EL2, Exception Syndrome Register (EL2)).
- D13.2.38 (ESR EL3, Exception Syndrome Register (EL3)).

2.25 D18055

In section D1.12.4 (Synchronous exception prioritization for exceptions taken to AArch64 state), the following bullet point is added to the list of priority 13 cases:

• When FEAT_FGT and FEAT_PMUv3 are implemented, executing an MRS or MSR instruction in AArch64 state, or an MRC or MCR instruction in AArch32 state, that accesses a register associated with an unimplemented event counter.

A similar change is made in the equivalent section in AArch32, G1.12.2 (Exception prioritization for exceptions taken to AArch32 state), subsection 'Synchronous exception prioritization for exceptions taken to AArch32 state'.

2.26 D18093

In section J1.1.5 (aarch64/translation), in the pseudocode function AArch64.S1ApplyOutputPerms(), the lines that read:

are corrected to read:

2.27 D18094

In section J1.1.5 (aarch64/translation), the function AArch64.OAOutOfRange() reading:

```
boolean AArch64.OAOutOfRange(TTWState walkstate, bits(3) ps, TGx tgx)
    // Output Address size
    oasize = AArch64.PhysicalAddressSize(ps, tgx);
    baseaddress = walkstate.baseaddress.address;

if oasize < 52 then
    return !IsZero(baseaddress<51:oasize>);
else
    return FALSE;
```

is corrected to read:

```
boolean AArch64.0AOutOfRange(TTWState walkstate, bits(3) ps, TGx tgx, bits(64) ia)
    // Output Address size
    oasize = AArch64.PhysicalAddressSize(ps, tgx);

if oasize < 52 then
    if walkstate.istable then
        baseaddress = walkstate.baseaddress.address;
        return !IsZero(baseaddress<51:oasize>);

else
    // Output address
    oa = StageOA(ia, tgx, walkstate);
    return !IsZero(oa.address<51:oasize>);

else
    return FALSE;
```

2.28 D18106

In section H7.1.3 (Permitted behavior that might make the PC Sample-based profiling registers **UNKNOWN**), the text that reads:

If no instruction has been retired since the PE left Debug state, Reset state, or a state where PC Sample-based profiling is prohibited, the sampled value is **UNKNOWN**. If an instruction has been retired but this is the first time the PMPCSR or EDPCSR is read since the PE left Reset state, the sampled value is permitted but not required to return the value 0xffffff.

is relaxed to read:

If no branch instruction has been retired since the PE left Debug state, reset state, or a state where PC Sample-based profiling is prohibited, the sampled value is **UNKNOWN**. If a branch instruction has been retired but this is the first time the PMPCSR or EDPCSR is read since the PE left reset state, the sampled value is permitted but not required to return the value 0xffffff.

Similarly, in section H9.2.32 (EDPCSR, External Debug Program Counter Sample Register), the text in the Bits [31:0] description that reads:

If an instruction has retired since the PE left Reset state, then the first read of EDPSCR[31:0] is permitted but not required to return 0xfffffff. EDPCSRlo reads as an **UNKNOWN** value when any of the following are true:

- The PE is in Reset state.
- No instruction has retired since the PE left Reset state, Debug state, or a state where PC Sample-based Profiling is prohibited.
- No instruction has retired since the last read of EDPCSR[31:0].

is relaxed to read:

If a branch instruction has retired since the PE left reset state, then the first read of EDPSCR[31:0] is permitted but not required to return 0xfffffff. EDPCSRlo reads as an **UNKNOWN** value when any of the following are true:

- The PE is in reset state.
- No branch instruction has retired since the PE left reset state, Debug state, or a state where PC Sample-based Profiling is prohibited.
- No branch instruction has retired since the last read of EDPCSR[31:0].

The equivalent changes are made in section I5.3.33 (PMPCSR, Program Counter Sample Register).

2.29 D18109

In section D9.6.4 (Additional information for each profiled conditional instruction), the text that reads:

For an Architecturally executed sampled conditional select, conditional move, or conditional increment operation finishes execution, the profiling operation records:

- That the sampled operation was conditional.
- Whether the condition passed or failed.

is changed to read:

For an Architecturally executed sampled conditional instruction that finishes operation, the profiling operation records:

- That the sampled operation was conditional.
- Whether the condition passed or failed.

A conditional compare operation is treated as a conditional operation. It is IMPLEMENTATION DEFINED which conditional select operations (both integer and floating-point) are treated as conditional:

- Conditional select.
- Conditional select increment.
- Conditional select negate.
- Conditional select invert operations, including general-purpose, SIMD&FP, and SVE operations, as well as aliases such as conditional set and conditional increment.

Note: Predicated SVE operations are not conditional operations, as the constitutionality of the operation is controlled by a predicate.

Architectural instructions might create micro-ops with different characteristics from the architectural instructions they are created from. Therefore, the data collected for each micro-op is IMPLEMENTATION DEFINED. Implementations should collect the subset of data appropriate to the micro-op.

Note: If the implementation samples architectural instructions, for some alias instructions, the alias specifies the opposite condition to the machine instruction that they alias. For example, CSET and CSETM. The event as captured by SPE always captures the result of the machine instruction, not the alias.

In section D10.2.6 (Events packet), subsection 'Events packet payload', in the E[6] field, the following Note:

This Event includes branches, selects, CCMP (register), and CCMP (immediate).

is replaced with:

This field is valid only if the OpType defines this as either a Conditional Branch or a Conditional operation, and is **RAZ** otherwise.

In section D10.2.7 (Operation Type packet), subsection 'Operation Type packet payload (Other), in the COND field, the text that reads:

1 Conditional operation or select.

is corrected to read:

1 Conditional select or conditional compare operation. See Additional information for each profiled conditional instruction on page D9-2962.

2.30 D18118

In section J1.2.2 (aarch32/exceptions), in the function AArch32.CheckForWFxTrap(), the code that reads:

```
boolean is_wfe = wfxtype IN {WFxType_WFE, WFxType_WFET};
```

is updated to read:

```
boolean is_wfe = wfxtype == WFxType_WFE;
```

2.31 D18133

In section D13.8.15 (CNTKCTL_EL1, Counter-timer Kernel Control register) in the definition of EVNTEN, bit [2], the text that reads:

When FEAT_VHE is not implemented, or when HCR_EL2.{E2H, TGE} is not {1, 1}, enables the generation of an event stream from the counter register CNTVCT ELO.

is clarified to read:

When FEAT_VHE is not implemented, or when HCR_EL2.{E2H, TGE} is not {1, 1}, enables the generation of an event stream from the counter register CNTVCT_EL0 as seen from EL1.

All other references to CNTVCT_ELO as part of the event stream in this section are clarified in a similar way.

Similarly, in section D13.8.2 (CNTHCTL_EL2, Counter-timer Hypervisor Control register) for the EVNTEN, bit [2] the text that reads:

Enables the generation of an event stream from the counter register CNTPCT ELO.

is clarified to read:

Enables the generation of an event stream from the counter register CNTPCT_ELO as seen from EL2.

All other references to CNTPCT_ELO as part of the event stream in this section are clarified in a similar way.

2.32 D18138

In section C7.2.146 (FRECPX), the text that reads:

This instruction finds an approximate reciprocal exponent for each vector element in the source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register.

is replaced by the following text:

This instruction finds an approximate reciprocal exponent for the source SIMD&FP register and writes the result to the destination SIMD&FP register.

2.33 D18140

In sections B2.3.8 (Ordering of instruction fetches), the text that reads:

For two memory locations A and B, if A has been written to and been made coherent with the instruction fetches of the shareability domain, before an update to B by an observer in the same shareability domain, then the instruction stream of each observer in the shareability domain will not see the updated value of B without also seeing the updated value of A.

is corrected to read:

For two memory locations A and B:

If A has been written to with an updated value and been made coherent with the instruction fetches of the shareability domain, before B has been written to with an updated value by an observer in the same shareability domain, then where, for an observer in the shareability domain, an instruction read from B appears in program order before an instruction fetched from A, if the instruction read from B contains the updated value of B then the instruction read from A appearing later in program order will contain the updated value of A.

The same change is made in section E2.3.8 (Ordering of instruction fetches).

2.34 D18144

In sections J1.1.2 (aarch64/exceptions), AArch64.AArch32SystemAccessTrapSyndrome() which currently reads:

is updated to read:

In section J1.2.2 (aarch32/exceptions), equivalent changes are made to AArch32.SystemAccessTrapSyndrome().

2.35 D18152

In section D7.5.2 (Freezing event counters), in the bullet list that is introduced by the paragraph 'When FEAT_PMUv3p7 is implemented, the PMU can be configured to freeze event counters...', the bullet point that reads:

• If EL2 is implemented, MDCR_EL2.HPMN is less than PMCR_EL0.N and n is in the range [MDCR_EL2.HPMN .. (PMCR_EL0.N-1)], when PMOVSCLR_EL0[(PMCR_EL0.N-1):MDCR_EL2.HPMN] is non-zero, indicating an unsigned

overflow in one of the event counters in the range, event counter n does not count when PMCR ELO.FZO is 1.

is corrected to read:

• If EL2 is implemented, MDCR_EL2.HPMN is less than PMCR_EL0.N and n is in the range [MDCR_EL2.HPMN .. (PMCR_EL0.N-1)], when PMOVSCLR_EL0[(PMCR_EL0.N-1):MDCR_EL2.HPMN] is non-zero, indicating an unsigned overflow in one of the event counters in the range, event counter n does not count when MDCR_EL2.HPMFZO is 1.

2.36 D18160

In section J1.1.1 (aarch64/debug), the code in AArch64.CountEvents() that reads:

```
// PMCR_EL0.DP disables the cycle counter when event counting is prohibited
if enabled && prohibited && n == 31 then
  enabled = PMCR_EL0.DP == '0';
```

is corrected to read:

```
// PMCR ELO.DP disables the cycle counter when event counting is prohibited
if prohibited && n == 31 then
   enabled = enabled && PMCR_ELO.DP == '0';
   prohibited = FALSE; // Otherwise whether event counting is prohibited does not
affect the cycle counter
```

A similar correction is made in section J1.2.1 (aarch32/debug) to AArch32.CountEvents().

2.37 D18162

In section D10.2.6 (Events packet), subsection 'Events packet payload', the text in 'E[17], byte 2 bit [17], when SZ == 0b10, or SZ == 0b11' that reads:

If PMUv3 and The Scalable Vector Extension (SVE) are implemented this Event is required to be implemented consistently with SVE_PRED_EMPTY_SPEC and SVE_PRED_PARTIAL_SPEC in the Arm Architecture Reference Manual Supplement, the Scalable Vector Extension, for v8-A.

is corrected to read:

If PMUv3 and The Scalable Vector Extension (SVE) are implemented, this Event is required to be implemented consistently with <xref: SVE_PRED_NOT_FULL_SPEC>.

Similarly, the text in 'E[18], byte 2 bit [18], when SZ == 0b10, or SZ == 0b11' that reads:

If PMUv3 and The Scalable Vector Extension (SVE) are implemented this Event is required to be implemented consistently with SVE_PRED_EMPTY_SPEC in the Arm Architecture Reference Manual Supplement, the Scalable Vector Extension, for v8-A.

is clarified to read:

If PMUv3 and The Scalable Vector Extension (SVE) are implemented, this Event is required to be implemented consistently with <xref: SVE_PRED_EMPTY_SPEC>.

2.38 D18165

In section D5.9.1 (Use of ASIDs and VMIDs to reduce TLB maintenance requirements), subsection 'VMID size', the line that reads:

When the value of VTCR_EL2.VS is 0, VMID[63:56]:

is corrected to read:

When the value of VTCR_EL2.VS is 0, VTTBR_EL2[63:56]:

2.39 D18169

In section J1.3.3 (shared/functions), in the function GenMPAMcurEL(), the following line of code:

```
if HaveEMPAMExt() && pspace == PIdSpace_Secure then
```

is changed to:

```
if HaveEMPAMExt() && security == SS_Secure then
```

Within the same section, in the function PARTIDspaceFromSS(), the following code is removed:

```
if HaveEMPAMExt() && MPAM3_EL3.FORCE_NS == '1' then
    return PIdSpace_NonSecure;
else
    return PIdSpace_Secure;
```

and is replaced with:

```
return PIdSpace_Secure
```

2.40 D18183

In section C6.2.79 (DGH), the description that reads:

DGH is a hint instruction. A DGH instruction is not expected to be performance optimal to merge memory accesses with Normal Non-cacheable or Device-GRE attributes appearing in program order before the hint instruction with any memory accesses appearing after the hint instruction into a single memory transaction on an interconnect.

is updated to read:

Data Gathering Hint is a hint instruction that indicates that it is not expected to be performance optimal to merge memory accesses with Normal Non-cacheable or Device-GRE attributes appearing in program order before the hint instruction with any memory accesses appearing after the hint instruction into a single memory transaction on an interconnect.

2.41 R18187

In section I5.3.14 (PMCID2SR, CONTEXTIDR_EL2 Sample Register), in the description of CONTEXTIDR_EL2, bits [31:0], the text that reads:

When the most recent PMPCSR sample was generated:

- If EL2 is using AArch64, then this field is set to the Context ID sampled from CONTEXTIDR_EL2.
- If EL2 is using AArch32, then this field is set to an UNKNOWN value.

is changed to read:

When the most recent PMPCSR sample is generated:

- If the PE is not executing at EL3, EL2 is using AArch64, and EL2 is enabled in the current Security state, then this field is set to the Context ID sampled from CONTEXTIDR EL2.
- Otherwise, this field is set to an **UNKNOWN** value.

Similarly, the text in section H9.2.43 (EDVIDSR, External Debug Virtual Context Sample Register), in the description of CONTEXTIDR EL2, bits [31:0], that reads:

When the most recent EDPCSR sample was generated:

- If EL2 was using AArch64 and the PE was executing in Non-secure state, then this field is set to the Context ID sampled from CONTEXTIDR EL2.
- If EL2 was using AArch32 or the PE was executing in Secure state, then this field is set to an **UNKNOWN** value.

is changed to:

When the most recent EDPCSR sample is generated:

- If the PE is not executing at EL3, EL2 is using AArch64, and EL2 is enabled in the current Security state, then this field is set to the Context ID sampled from CONTEXTIDR EL2.
- Otherwise, this field is set to an **UNKNOWN** value.

In section J1.3.1 (shared/debug), within the pseudocode function CreatePCSample(), the code that reads:

```
pc_sample.has_el2 = EL2Enabled();
if EL2Enabled() then
...
```

is changed to read:

```
pc_sample.has_e12 = PSTATE.EL != EL3 && EL2Enabled();
if pc_sample.has_e12 then
...
```

Also in section J1.3.1 (shared/debug), within the pseudocode function EDPCSRIo[], the code that reads:

is simplified to read:

2.42 D18196

In section J1.3.5 (shared/translation), the function HasS2Translation() reading:

is removed from the pseudocode.

2.43 D18200

In section D7.10.1 (Definitions), subsection 'Definition of terms', a new definition 'Event in progress' is added:

Some events count when another event or condition is *in progress*. This might mean that the event counts the occupancy of a queue or other microarchitectural structure tracking the event. It is usually IMPLEMENTATION DEFINED when an event is in progress.

For example, the MEM_ACCESS_RD_PERCYC event counts when the MEM_ACCESS_RD event is in progress, meaning on each *Processor cycle*, the counter increments by the number of *Memory-read* operations that are in progress.

These events can be used to calculate the average number of events in progress. In the case of MEM_ACCESS_RD_PERCYC event, this is also the average read latency. However, the definition of *in progress* might not include all parts of the operation.

Example: In an example implementation, a Memory-read operation generated by a load instruction occupies 3 pipeline stages in the PE before generating a MEM_ACCESS_RD event when the PE starts to access memory. The event is then considered to be *in progress* until the data is returned to the PE. In the case of a Normal Cacheable access, the PE first looks in the Level 1 data cache, and if the address is cached, returns data in 2 cycles. Once the data is returned, it is another cycle before the result can be forwarded to any other instruction.

In this example, if all loads hit in the Level 1 cache, the average read latency calculated using the MEM_ACCESS_RD_PERCYC and MEM_ACCESS_RD events might be 2 cycles. Although this value is correct for the implementation-specific definition of this event, it has to be adjusted by a constant 4 additional cycles to match the more commonly understood definition of Level 1 cache access latency, which for this example would be quoted as 6 cycles.

A cross-reference to this definition is added to each event that counts events in progress in section D7.10.3 (Common event numbers), subsection 'Common microarchitectural events'. For example:

- 0x8120, INST_FETCH_PERCYC, Event in progress, INST_FETCH.
- 0x8121, MEM ACCESS RD PERCYC, Event in progress, MEM ACCESS RD.
- 0x8128, DTLB WALK PERCYC, Event in progress, DTLB WALK.
- 0x8129, ITLB WALK PERCYC, Event in progress, ITLB WALK.

2.44 D18202

In section D10.2.7 (Operation Type packet), subsection 'Operation Type packet payload (load/store)', the PRED field definition is updated to include the following text:

Predicated SVE operation. The operation is one of the following:

- If FEAT_SPEv1p2 is implemented, a predicated load operation that writes to one or more vector destination registers under a Governing predicate using zeroing predication.
- A predicated store of one or more vector registers. Note: If FEAT_SPEv1p2 is not implemented, it is **IMPLEMENTATION DEFINED** whether this field is 0b0 or 0b1 for a predicated load operation that writes to one or more vector destination registers under a Governing predicate using zeroing predication.

2.45 D18203

In section D7.10.2 (The PMU event number space and common events), in Table D7-6 'Allocation of the PMU event number space', the row that currently reads:

Event numbers	Allocation
0x8100-0x8124	Previously reserved. From Armv8.6, common architectural and microarchitectural events.

is updated to read:

Event numbers	Allocation
0x8100-0x8121	Previously reserved. From Armv8.6, common architectural and microarchitectural events.
0x8122-0x8123	Reserved.
0x8124	Previously reserved. From Armv8.6, common architectural and microarchitectural events.

Relatedly, in section D7.10.3 (Common event numbers), subsection 'Common microarchitectural events', the entries for 0x8122 and 0x8123 are removed. Entries for 0x8122 and 0x8123 are also removed from section D7.10.5 (Meaningful ratios between common microarchitectural events), Table D7-7 'REFILL events and associated access events'.

2.46 D18216

In section C7.2.53 (FCADD), the line:

bits(datasize) operand3 = V[d];

in the operational pseudocode is removed.

2.47 D18225

In section D7.10.3 (Common event numbers), subsection 'Common microarchitectural events', the definition of '0x8140, L1D CACHE RW, Level 1 data or unified cache demand access' that reads:

The counter counts each access counted by L1D_CACHE that is due to a demand read or demand write access.

is updated to read:

The counter counts each access counted by L1D_CACHE that is due to a demand read or demand write access. This includes accesses made for translation table walks made by demand accesses.

Similarly, each L<n>D_CACHE_RW, L<n>I_CACHE_RD, CACHE_PRFM, and CACHE_HWPRF event definition is updated to mention translation table walks.

2.48 D18240

This communicated change was reverted before it appeared in Arm® Architecture Reference Manual Armv8, for A-profile architecture, Issue G.b.

2.49 C18241

In section D7.10.3 (Common event numbers), in the subsection 'Common microarchitectural events', the following text in the '0x8119, BR_TAKEN_MIS_PRED_RETIRED PMU' event description:

These are branch instructions where the branch was mispredicted and taken.

is clarified to read:

These are branch instructions, where the branch was mispredicted and architecturally taken.

2.50 R18243

In section D13.2.48 (HCR_EL2, Hypervisor Configuration Register), the following text is added to the description of DCT, bit [57]:

This bit is permitted to be cached in a TLB.

2.51 C18253

In section I3.1.4 (Access permissions for external views of the Performance Monitors), in Table I3-1 'Access permissions for the Performance Monitors registers', the following changes are made:

- The entries that read 'Access is **IMPLEMENTATION DEFINED**' are changed to read '**IMPLEMENTATION DEFINED** registers', with a link to a new footnote.
- The new footnote that is added to the table reads: 'See **IMPLEMENTATION DEFINED** registers on page H8-7470.'.

2.52 D18258

In section D13.2.117 (SCTLR_EL2, System Control Register (SCTLR_EL2)), the text in the description of EPAN, bit [57] that reads:

When FEAT_PAN3 is implemented, HCR_EL2.E2H == 1 and HCR_EL2.TGE == 1:

is corrected to read:

When $FEAT_PAN3$ is implemented and $HCR_EL2.E2H == 1$:

2.53 D18262

In section D1.16.1 (Wait for Event mechanism and Send event), the text that reads:

The architecture does not define the exact nature of the low-power state, except that the execution of a WFE or a WFET instruction, must not cause a loss of memory coherency.

is clarified to read:

The architecture does not define the exact nature of the low-power state, except that the execution of a WFE or a WFET instruction, must not cause a loss of memory coherency or architectural state.

In section D1.16.2 (Wait For Interrupt) the text that reads:

The architecture does not define the exact nature of the low-power state, except that the execution of a WFI or WFIT instruction must not cause a loss of memory coherency.

is clarified to read:

The architecture does not define the exact nature of the low-power state, except that:

- The execution of a WFI or WFIT instruction must not cause a loss of memory coherency.
- If the system is configured such that the WFI or WFIT instruction can be completed, then the WFI or WFIT instruction must not cause a loss of architectural state.

Note: In some implementations, based on the configuration of system specific registers, WFI can be used as part of a powerdown sequence where no interrupts will cause WFI wakeup events, and restoration of power involves resetting of the PE. In those cases, the WFI is permitted to cause a loss of architectural state, as it is assumed that this state will have been saved by software as part of the powerdown sequence before the WFI.

The equivalent changes are made to sections G1.18.1 (Wait for Event and Send Event) and G1.18.2 (Wait for Interrupt).

2.54 D18264

A new subsection is added to D9.6.3 (Additional information for each profiled memory access operation), in order to highlight how the SPE treats LD64B, ST64BV, and ST64BV0 instructions:

FEAT LS64, FEAT LS64 V, and FEAT LS64 ACCDATA

FEAT_LS64, FEAT_LS64_V, and FEAT_LS64_ACCDATA added the LD64B, ST64BV, and ST64BV0 instructions. For SPE:

- LD64B is treated as a load.
- ST64BV, and ST64BVO are treated as stores. ST64BV and ST64BVO are store with return instructions and might have performance properties similar to a Device memory load. Sampled ST64BV and ST64BVO instructions might generate the following SPE data normally associated with loads:
- A Data Source packet. This is optional for these instructions. For example, if the Data Source
 packet can only describe Normal memory sources, then they are not relevant for these
 instructions.
- The total latency counter for the sampled operation preferably includes cycles to the point where the return value is returned to the PE.

Note: These behaviors are optional. The information in these packets might not be available or relevant for all implementations.

In section D7.10.3 (Common event numbers), subsection 'Common architectural events', the following text is added to the description of '0x0006, LD_RETIRED, Instruction architecturally executed, Condition code check pass, load':

For the purpose of the PMU, LD64B is treated as a load.

Similarly, the following text is added to the description of '0x0007, ST_RETIRED, Instruction architecturally executed, Condition code check pass, store':

For the purpose of the PMU, ST64B, ST64BV, and ST64BV0 are treated as stores.

2.55 D18266

In section H2.4.7 (Exceptions in Debug state), the bullet point that reads:

Any attempt to execute an instruction bit pattern that is an allocated instruction at the
current Exception level, but is listed in Executing instructions in Debug state on page
H2-7349 as undefined in Debug state, generates an exception that is taken to the current
Exception level, or to EL1 if executing at EL0.

is changed to read:

• Any attempt to execute an instruction bit pattern that is an allocated instruction at the current Exception level, but is listed in Executing instructions in Debug state on page H2-7349 as **UNDEFINED** in Debug state, generates an exception.

and the indented bullet point that reads:

• When the value of EDSCR.SDD is 1, are treated as **UNDEFINED** and generate an exception that is taken to the current Exception level, or to EL1 if the instruction is executed at ELO. If the exception is taken to an Exception level that is using AArch32 it is taken as an Undefined Instruction exception.

is changed to read:

• When the value of EDSCR.SDD is 1, are treated as **UNDEFINED** and generate an exception.

Additionally, the sentence that reads:

Otherwise configurable traps, enables, and disables for instructions are unaffected by Debug state, and executing an affected instruction generates the appropriate exception.

is deleted, and the sentence that reads:

Otherwise, synchronous exceptions, including Data Aborts, are generated as they would be in Non-debug state and taken to the appropriate Exception level in Debug state.

is changed to read:

Otherwise, synchronous exceptions are generated as they would be in Non-debug state and taken to the appropriate Exception level in Debug state.

2.56 D18272

In section B2.3.10 (Memory barriers), in the subsection 'Data Synchronization Barrier (DSB)', the text that currently reads:

In addition, no instruction that appears in program order after the DSB instruction can alter any state of the system or perform any part of its functionality until the DSB completes other than:

- Being fetched from memory and decoded.
- Reading the general-purpose, SIMD and floating-point, Special-purpose, or System registers that are directly or indirectly read without causing side-effects.

is relaxed to read:

In addition, no instruction that appears in program order after the DSB instruction can alter any state of the system or perform any part of its functionality until the DSB completes other than:

• Being fetched from memory and decoded.

- Reading the general-purpose, SIMD and floating-point, Special-purpose, or System registers that are directly or indirectly read without causing side-effects.
- If FEAT_ETS is not implemented, having any virtual addresses of loads and stores translated.

The equivalent changes are made in section E2.3.10 (Memory barriers), in the subsection 'Data Synchronization Barrier (DSB)'.

2.57 D18282

In section F6.1.124 VMLAL (integer), the operand "<type><size>" is removed, and is replaced with the operand "<dt>", which reads:

Is the data type for the elements of the operands, encoded in "U:size":

- S8 when U = 0, size = 00
- S16 when U = 0, size = 01
- S32 when U = 0, size = 10
- U8 when U = 1, size = 00
- U16 when U = 1, size = 01
- U32 when U = 1, size = 10

The same change is made in section F6.1.129 VMLSL (integer).

Similarly, in section F6.1.122 VMLA (integer), the operand "<type><size>" is removed, and is replaced with the operand "<dt>", which reads:

Is the data type for the elements of the operands, encoded in "size":

- 18 when size = 00
- I16 when size = 01
- 132 when size = 10

The same change is made in section F6.1.127 VMLS (integer).

2.58 D18284

In section D2.12.9 (Exception syndrome information and preferred return address), subsection 'Exception syndrome information', the text that reads:

When an instruction has been stepped, if the stepped instruction was a conditional Load-Exclusive instruction that failed its Condition code test, then ESR_ELx.EX is set to a **CONSTRAINED UNPREDICTABLE** choice of 0 or 1.

is corrected to read:

When an instruction has been stepped, if the stepped instruction was a conditional Load-Exclusive instruction that failed its Condition code test, then ESR_ELx.ISV is set to 1 and ESR_ELx.EX is set to a **CONSTRAINED UNPREDICTABLE** choice of 0 or 1.

2.59 D18288

In section J1.3.3 (shared/functions), in the function Hint WFE(), the lines that read:

```
if IsEventRegisterSet() then
   ClearEventRegister();
else
   if PSTATE.EL == ELO then
   ...
```

are changed to read:

```
if IsEventRegisterSet() then
    ClearEventRegister();
// No further operation if the local timeout has expired.
elsif HaveFeatWFxT() && LocalTimeoutEvent(localtimeout) then
    EndOfInstruction();
else
    if PSTATE.EL == ELO then
    ...
```

Similarly, in the function Hint_WFI(), the code that reads:

```
if !InterruptPending() then
  if PSTATE.EL == ELO then
   ...
```

is updated to:

The function WaitForInterrupt() that reads:

```
WaitForInterrupt(integer localtimeout)
  if localtimeout < 0 then
       EnterLowPowerState();
  else
      if !LocalTimeoutEvent(localtimeout) then
            EnterLowPowerState();
  return;</pre>
```

is updated to:

```
WaitForInterrupt(integer localtimeout)
  if !(HaveFeatWFxT() && LocalTimeoutEvent(localtimeout)) then
    EnterLowPowerState();
```

Additionally, the comment for the function LocalTimeoutEvent() that reads:

```
// Returns TRUE if a local timeout event is generated when the value of
// CNTVCT_ELO equals or exceeds the threshold value for the first time.
// If the threshold value is less than zero a local timeout event will
// not be generated.
```

is updated to:

```
// Returns TRUE if CNTVCT_ELO equals or exceeds the localtimeout value.
```

In section C6.2.348 (WFE), in the operational pseudocode for WFE, the line that reads:

```
Hint_WFE(-1, WFxType_WFE);
```

is updated to:

```
integer localtimeout = 1 << 64;
Hint_WFE(localtimeout, WFxType_WFE);</pre>
```

An equivalent change is made in section C6.2.350 (WFI), in the operational pseudocode for WFI, and in sections F5.1.299 (WFE) and F5.1.300 (WFI), for the A32 WFE and WFI instructions.

2.60 D18291

In sections C6.2.125 (LDGM), C6.2.261 (STGM), and C6.2.311 (STZGM), the following text is removed:

If ID AA64PFR1 EL1!= 0b0010, this instruction is **undefined**.

2.61 D18294

In section D7.10.3 (Common event numbers), subsection 'Common microarchitectural events', in the description of event '0x8130, L1D_TLB_RW, Level 1 data or unified TLB demand access', the text that reads:

The counter counts each access counted by L1D_TLB that is not counted by L1D_TLB_PRFM.

is corrected to read:

The counter counts each access counted by L1D_TLB that is due to a demand Memory-read operation or demand Memory-write operation.

Equivalent changes are made to the description of event '0x8131, L1I_TLB_RD, Level 1 instruction TIB demand access'.

2.62 D18299

In section D5.7.2 (Enhanced support for nested virtualization), subsection 'Loads and stores generated by transforming register accesses', the bullet point that reads:

• The addressees the memory access is translated by the EL2 translation regime.

is corrected to read:

• The address of the memory access is translated by the EL2 or EL2&0 translation regime.

2.63 D18300

In section D5.5.1 (The stage 1 memory region attributes), subsection 'Stage 1 definition of the XS attribute', the reference to a MAIR_ELx.Attrn encoding of 0b1010000 in the following bullet point is corrected to 0b10100000:

• Inner Write-through Cacheable and Outer Write-through Cacheable memory types that use the MAIR ELx.Attrn encoding 0b1010000.

2.64 C18301

In section D5.2.5 (Translation tables and the translation process), subsection 'Ordering of memory accesses from translation table walks', the text that reads:

The explicit memory write effect to the translation tables is guaranteed to be observable, to the extent required by the shareability attributes, only after the execution of a DSB instruction.

is modified to read:

The explicit memory write effect to the translation tables is guaranteed to be observable, to the extent required by the shareability attributes, after the execution of a DSB instruction.

2.65 R18319

In section D13.3.20 (MDSCR_EL1, Monitor Debug System Control Register), the following relaxation is added to the RXO, bit [27] field:

When OSLSR_EL1.OSLK == 1, this bit holds the value of EDSCR.RXO. Reads and writes of this bit are indirect accesses to EDSCR.RXO.

When OSLSR_EL1.OSLK == 1, if bits [27,6] of the value written to MDSCR_EL1 are {1,0}, that is, the RXO bit is 1 and the ERR bit is 0, the PE sets EDSCR.{RXO,ERR} to **UNKNOWN** values.

A similar relaxation is added to the TXU, bit [26] field.

2.66 D18325

In section J1.1.5 (aarch64/translation), the function AArch64.S1ApplyTablePerms() reading:

is shortened to read:

```
Permissions AArch64.S1ApplyTablePerms(Permissions permissions, bits(64) descriptor,

Regime regime, S1TTWParams walkparams)

if regime == Regime_EL10 && EL2Enabled() && walkparams.nv1 == '1' then

...
```

In section J1.1.5 (aarch64/translation), the function AArch64.S1InitialTTWState() reading:

```
TTWState AArch64.SlInitialTTWState(SlTTWParams walkparams, bits(64) va, Regime regime,

SecurityState ss)

TTWState walkstate;
FullAddress tablebase;
...
tablebase.address = AArch64.TTBaseAddress(ttbr, walkparams.txsz, walkparams.ps, walkparams.ds, walkparams.tgx, startlevel);

walkstate.baseaddress = tablebase;
...
walkstate.memattrs = WalkMemAttrs(walkparams.sh, walkparams.irgn,
```

```
walkparams.orgn);
```

is corrected to read:

```
TTWState AArch64.S1InitialTTWState(S1TTWParams walkparams, bits(64) va, Regime
 regime,
                                     SecurityState ss)
    TTWState
                walkstate;
    FullAddress tablebase;
    Permissions permissions;
    tablebase.address = AArch64.TTBaseAddress(ttbr, walkparams.txsz,
                                                 walkparams.ps, walkparams.ds,
                                                 walkparams.tgx, startlevel);
    permissions.ap table = Zeros();
    if HasUnprivileged (regime) then
        permissions.uxn_table = Zeros();
permissions.pxn_table = Zeros();
        permissions.xn table = Zeros();
    walkstate.baseaddress = tablebase;
    walkstate.memattrs = WalkMemAttrs(walkparams.sh, walkparams.irgn, walk)
params.orgn);
    walkstate.permissions = permissions;
```

In section J1.1.5 (aarch64/translation), the function AArch64.S1NextWalkStateTable() reading:

```
TTWState AArch64.S1NextWalkStateTable(TTWState currentstate, Regime regime, S1TTWParams walkparams, bits(64) descriptor)

...

nextstate.baseaddress = tablebase;

nextstate.memattrs = currentstate.memattrs;

nextstate.permissions = AArch64.S1ApplyTablePerms(currentstate.permissions, descriptor, regime, walkparams);

return nextstate;
```

is corrected to read:

```
TTWState AArch64.S1NextWalkStateTable(TTWState currentstate, Regime regime, S1TTWParams walkparams, bits(64) descriptor)

...

nextstate.baseaddress = tablebase;

nextstate.memattrs = currentstate.memattrs;

if walkparams.hpd == '0' then

nextstate.permissions = AArch64.S1ApplyTablePerms(currentstate.permissions, descriptor,

regime, walkparams);

else

nextstate.permissions = currentstate.permissions;

return nextstate;
```

2.67 D18330

The ArmARM is somewhat inconsistent in its use of 'prefetch' and 'preload' to describe the bringing in of items into caches either by hardware prediction or as a result of some prefetch or preload instructions. In future versions of the ArmARM, this will be cleaned up. The term 'prefetch' will be used for this functionality, with 'hardware prefetch' used where the prefetch is predicted by hardware, and 'software prefetch' used where the prefetch is prompted by particular instructions (such as the AArch64 PRFM or AArch32 PLD instructions).

2.68 R18338

In section D9.6.3 (Additional information for each profiled memory access operation), the text that reads:

If a sampled virtual address packet is not output:

- It is **IMPLEMENTATION DEFINED** whether the Translation latency Counter packet for the load or store is either not recorded, or recorded with a value of zero.
- It is **IMPLEMENTATION DEFINED** whether the bits corresponding to the access in the Events packet are recorded or always zero. If access does not occur, these bits are zero.

is relaxed to read:

If a sampled virtual address packet is not output, or the PE does not perform the access, then all of the following apply:

- It is **IMPLEMENTATION DEFINED** whether the Translation latency Counter packet for the load or store is either not recorded, or recorded with a value of zero. If the access does not occur and the address is not translated, the packet is not recorded.
- It is **IMPLEMENTATION DEFINED** whether the bits corresponding to the access in the Events packet are recorded or always zero. If the access does not occur, these bits are zero.

2.69 D18347

In section D13.2.68 (ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1), in the SSBS field, the text that reads:

FEAT SSBS implements the functionality identified by the value 0b0010.

is replaced with:

FEAT_SSBS2 implements the functionality identified by the value 0b0010.

2.70 D18352

In section D13.2.66 (ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2), the text in the accessibility pseudocode that currently reads:

is corrected to:

A similar change is made in section D13.2.71 (ID DFR1 EL1, Debug Feature Register 1).

2.71 R18353

In section F6.1.39 (VCADD), the pseudocode that reads:

```
EncodingSpecificOperations();
CheckAdvSIMDEnabled();
for r = 0 to regs-1
    operand1 = D[n+r];
    operand2 = D[m+r];
    operand3 = D[d+r];
    for e = 0 to (elements DIV 2)-1
    ...
```

is changed to read:

```
EncodingSpecificOperations();
CheckAdvSIMDEnabled();
for r = 0 to regs-1
    operand1 = D[n+r];
    operand2 = D[m+r];
    for e = 0 to (elements DIV 2)-1
    ...
```

2.72 D18354

In section C5.6.2 (CPP RCTX, Cache Prefetch Prediction Restriction by Context), the line that currently reads:

Cache prefetch predictions determined by the actions of code in the target execution context or contexts appearing in program order before the instruction cannot exploitatively control speculative execution occurring after the instruction is complete and synchronized.

is clarified to read:

Cache prefetch predictions determined by the actions of code in the target execution context or contexts appearing in program order before the instruction cannot influence speculative execution occurring after the instruction is complete and synchronized.

Equivalent clarifications are made in sections C6.2.65 (CPP) and G8.2.34 (CPPRCTX, Cache Prefetch Prediction Restriction by Context).

2.73 D18358

In section D5.4.2 (About PSTATE.PAN), the following text:

When FEAT_PAN3 is implemented, the SCTLR_EL1.EPAN and SCTLR_EL2.EPAN bits are used to control whether the PAN bit affects instruction accesses from EL1 or EL2. SCTLR_EL2.EPAN is available when HCR EL2.E2H is 1.

is corrected to read:

When FEAT_PAN3 is implemented, the SCTLR_EL1.EPAN and SCTLR_EL2.EPAN bits are used to control whether the effect of the PAN bit factors in stage 1 EL0 instruction access permissions in addition to the stage EL0 data permissions. SCTLR_EL2.EPAN is available when HCR_EL2.E2H is 1

2.74 D18364

In section G8.2.20, (ATS1HW, Address Translate Stage 1 Hyp mode Write), the EL1 accessibility pseudocode:

```
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && !ELUsingAArch32(EL2) && HSTR_EL2.T7 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
   elsif EL2Enabled() && ELUsingAArch32(EL2) && HSTR.T7 == '1' then
        AArch32.TakeHypTrapException(0x03);
   else
        ATS1HW(R[t]);
elsif PSTATE.EL == EL2 then
```

is corrected to:

```
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && !ELUsingAArch32(EL2) && HSTR_EL2.T7 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
   elsif EL2Enabled() && ELUsingAArch32(EL2) && HSTR.T7 == '1' then
        AArch32.TakeHypTrapException(0x03);
   else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
```

The same change is made to the pseudocode in section G8.2.19 (ATS1HR, Address Translate Stage 1 Hyp mode Read).

2.75 D18366

In section D13.2.103 (PAR_EL1, Physical Address Register), in the description of the ATTR field, the text that reads:

The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.

is clarified to read:

The value returned in this field can be the resulting attribute that is actually implemented by the implementation, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.

2.76 D18367

In section D13.2.67 (ID_AA64PFRO_EL1, AArch64 Processor Feature Register 0), the MPAM, bits [43:40] field is updated to read:

Indicates the major version number of support for the MPAM Extension. Defined values are:

0b0000 The major version number of the MPAM extension is 0.

0b0001 The major version number of the MPAM extension is 1.

All other values are reserved.

When combined with the minor version number from ID_AA64PFR1_EL1.MPAM_frac, the combined 'major.minor' version is:

MPAM extension version	MPAM	MPAM_frac
Not implemented.	000000	000000
v0.1 is implemented.	000000	0b0001
v1.0 is implemented.	0b0001	000000
v1.1 is implemented.	0b0001	0b0001

For more information, see ARM Architecture Reference Manual Supplement, Memory System Resource Partitioning and Monitoring (MPAM), for ARMVv8-A.

The equivalent changes are made in section D13.2.68 (ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1), to the MPAM frac, bits [19:16] field.

2.77 D18370

In section B2.5.2 (Alignment of data accesses), in the sub-section 'Non-atomic Load-Acquire/Store-Release instructions', in the bullet list 'If FEAT_LSE2 is implemented, then:', the following text is added:

• If all the bytes of the memory access lie within a 16-byte quantity aligned to 16 bytes and are to Normal Inner Write-Back, Outer Write-Back Cacheable memory, an unaligned access meeting all the semantics of the instruction is performed.

2.78 D18371

In section D11.2.4 (Timers), in the subsection 'Operation of the CompareValue views of the timers', the text that reads:

Counter The physical counter value, that can be read from the CNTPCT_ELO register.

is clarified to read:

Counter The physical counter value, that can be read from the CNTPCT_ELO register when read from EL2 or EL3.

Within the same section, in the subsection 'Operation of the TimerValue views of the timers', the text that reads:

This view of a timer depends on the following behavior of accesses to TimerValue registers:

Reads TimerValue = (CompareValue - (Counter - Offset))[31:0] Writes CompareValue = ((Counter - Offset))[63:0] + SignExtend(TimerValue))[63:0]

is modified to read:

This view of a timer depends on the following behavior of accesses to TimerValue registers:

Reads TimerValue = (CompareValue - (Counter - ModOffset))[31:0] Writes CompareValue = ((Counter - ModOffset)[63:0] + SignExtend(TimerValue))[63:0]

Where ModOffset is:

- Offset for all timer registers other than the EL1 physical timer accessed through CNTP CTL ELO.
- Offset for the EL1 physical timer accessed through CNTP_CTL_EL0 if ID AA64MMFR0 EL1.ECV is less than 0b10 or CNTHCTL EL2.ECV is 0b0.
- Offset for the EL1 physical timer accessed through CNTP_CTL_EL0 if ID_AA64MMFR0_EL1.ECV is 0b10 and CNTHCTL_EL2.ECV is 0b1 and the access is from EL0 or EL1.

• 0 for the EL1 physical timer accessed through CNTP_CTL_EL0 if ID_AA64MMFR0_EL1.ECV is 0b10 and CNTHCTL_EL2.ECV is 0b1 and the access is from EL2 or EL3.

Similarly, in section D13.8.18 (CNTP_TVAL_ELO, Counter-timer Physical Timer TimerValue register), the following Note is added to the TimerValue, bits [31:0] description:

Note: the value of CNTPCT_ELO used in these calculations is the value seen at the Exception Level that the CNTPCT_ELO register is being read/written from.

2.79 D18403

In section H9.3.2 (CTIAPPCLEAR, CTI Application Trigger Clear register), the 'Purpose' is updated to read:

Clears bits of the Application Trigger.

Within the same section, the text in the description of 'APPCLEAR<x>, bit [x], for x = 31 to 0' for the value 0b1 that reads:

Clear corresponding bit in CTIAPPTRIG to 0 and clear the corresponding channel event.

is changed to read:

Clear corresponding application trigger to 0 and clear the corresponding channel event.

In section H9.3.3 (CTIAPPPULSE, CTI Application Trigger Pulse register), the text in 'APPPULSE<x>, bit [x], for x = 31 to 0' that reads:

The CTIAPPPULSE operation does not affect the state of the Application Trigger register, CTIAPPTRIG.

is changed to read:

The CTIAPPPULSE operation does not affect the state of the application trigger.

In section H9.3.4 (CTIAPPSET, CTI Application Trigger Set register), the 'Purpose' is updated to read:

Sets bits of the Application Trigger.

Within the same section, the text in the description of 'APPSET<x>, bit [x], for x = 31 to 0' for the value 0b1 that reads:

Writing this sets the corresponding bit in CTIAPPTRIG to 1 and generates a channel event.

is changed to read:

Writing this sets the corresponding application trigger to 1 and generates a channel event.

2.80 D18426

In section B2.7.2 (Device memory), in the subsection 'Early Write Acknowledgement', the following text:

This means that a DSB barrier instruction, executed by the PE that performed the write to the No Early Write Acknowledgement Location, completes only after the write has reached its endpoint in the memory system.

is clarified to read:

This means that a DSB barrier instruction, executed by the PE that performed the write to the No Early Write Acknowledgement Location, completes only after the write has reached its endpoint in the memory system if that is required by the system architecture.

The same edit is made in section E2.8.2 (Device Memory), subsection 'Early Write Acknowledgement'.

2.81 D18428

In section J1.3.5 (shared/translation), the code defining the type TTWState reading:

```
// TTWState
// Translation table walk state
type TTWState is (
    boolean
                           istable,
    integer
                           level.
    FullAddress
                        baseaddress,
    bit
                guardedpage,
sdftype, // AArch32 Short-descriptor format walk only
domain, // AArch32 Short-descriptor
                          contiquous,
    bit.
    SDFType
                        domain, // AArch32 Short-descriptor format walk only memattrs, permissions
    bits(4)
    MemoryAttributes
    Permissions
```

is amended to read:

```
// TTWState
// Translation table walk state
type TTWState is (
    boolean
                              istable,
    integer
                              level.
    FullAddress
                             baseaddress,
    bit
                              contiguous,
    bit
                             nG,
                              guardedpage,
    bit
                              sdftype, // AArch32 Short-descriptor format walk only domain, // AArch32 Short-descriptor format walk only
    SDFType
    bits(4)
```

```
MemoryAttributes memattrs,
Permissions permissions
)
```

In section J1.2.4 (aarch32/translation), the code within the function AArch32.S1WalkLD() reading:

is amended to read:

```
walkstate.baseaddress = baseaddress;
    // In regimes that support global and non-global translations, translation
    // table entries from lookup levels other than the final level of lookup
    // are treated as being non-global
    walkstate.nG = if HasUnprivileged(regime) then '1' else '0';
    walkstate.memattrs = WalkMemAttrs(walkparams.sh, walkparams.irgn, walk\
params.orgn);
    walkstate.permissions.ap_table = '00';
    walkstate.permissions.xn table = '0';
    walkstate.permissions.pxn = descriptor<53>;
    walkstate.permissions.ap = descriptor<7:6>:'1';
walkstate.contiguous = descriptor<52>;
    if regime == Regime EL2 then
        // All EL2 regime accesses are treated as Global
        walkstate.nG = '0';
    elsif ss == SS_Secure && walkstate.baseaddress.paspace == PAS_NonSecure then // When a \overline{PE} is using the Long-descriptor translation table format,
        // and is in Secure state, a translation must be treated as non-global,
        // regardless of the value of the nG bit,
        // if NSTable is set to 1 at any level of the translation table walk.
        walkstate.nG = '1';
    else
        walkstate.nG = descriptor<11>;
    walkstate.baseaddress.address = ZeroExtend(descriptor<39:indexlsb>:Zeros(in\
dexlsb));
    . . .
```

In section J1.2.4 (aarch32/translation), the code in the function AArch32.S1WalkSD() reading:

```
TTWState walkstate;
walkstate.baseaddress = baseaddress;
walkstate.memattrs = WalkMemAttrs(s:nos, irgn, rgn);
walkstate.level = 1;
walkstate.istable = TRUE;
...
walkstate.permissions.xn = xn;
```

```
walkstate.permissions.pxn = pxn;
walkstate.domain = domain;
...
```

is amended to read:

```
TTWState walkstate;
walkstate.baseaddress = baseaddress;
// In regimes that support global and non-global translations, translation
// table entries from lookup levels other than the final level of lookup
// are treated as being non-global. Translations in Short-Descriptor Format
// always support global & non-global translations.
walkstate.nG = '1';
walkstate.memattrs = WalkMemAttrs(s:nos, irgn, rgn);
walkstate.level = 1;
walkstate.level = 1;
walkstate.istable = TRUE;
...
walkstate.permissions.xn = xn;
walkstate.permissions.pxn = pxn;
walkstate.domain = domain;
walkstate.nG = nG;
...
```

In section J1.1.5 (aarch64/translation), the code in the function AArch64.S1InitialTTWState() reading:

is amended to read:

In section J1.1.5 (aarch64/translation), the code in the function AArch64.S1NextWalkStateTable() reading:

```
nextstate.istable = TRUE;
nextstate.level = currentstate.level + 1;
nextstate.baseaddress = tablebase;
nextstate.memattrs = currentstate.memattrs;
...
```

is amended to read:

```
nextstate.istable = TRUE;
nextstate.nG = currentstate.nG;
nextstate.level = currentstate.level + 1;
nextstate.baseaddress = tablebase;
nextstate.memattrs = currentstate.memattrs;
...
```

In section J1.1.5 (aarch64/translation), the code in the function AArch64.S1NextWalkStateLast() reading:

```
TTWState AArch64.S1NextWalkStateLast(TTWState currentstate, Regime regime, S1TTWParams walkparams, bits(64) descriptor)

...
nextstate.permissions = AArch64.S1ApplyOutputPerms(currentstate.permissions, de\scriptor,
regime, walkparams);
nextstate.contiguous = AArch64.ContiguousBit(walkparams.tgx, currentstate.lev\el, descriptor);
nextstate.guardedpage = descriptor<50>;
...
```

is amended to read:

```
TTWState AArch64.S1NextWalkStateLast(TTWState currentstate, Regime regime, Securi\
tyState ss,
                                      S1TTWParams walkparams, bits(64) descriptor)
   nextstate.permissions = AArch64.S1ApplyOutputPerms(currentstate.permissions, de\
scriptor,
                                                        regime, walkparams);
   nextstate.contiguous = AArch64.ContiguousBit(walkparams.tgx, currentstate.lev\
el, descriptor);
    if !HasUnprivileged(regime) then
       nextstate.nG = '0';
    elsif ss == SS_Secure && currentstate.baseaddress.paspace == PAS_NonSecure then
          In Secure state, a translation must be treated as non-global,
        // regardless of the value of the nG bit,
        // if NSTable is set to 1 at any level of the translation table walk
       nextstate.nG = '1';
    else
       nextstate.nG = descriptor<11>;
    nextstate.guardedpage = descriptor<50>;
```

2.82 D18431

In section G8.7.26 (CNTVOFF, Counter-timer Virtual Offset register), the accessibility pseudocode for the MCRR encoding that currently reads:

```
if PSTATE.EL == EL0 then
     UNDEFINED;
elsif PSTATE.EL == EL1 then
     UNDEFINED;
```

```
elsif PSTATE.EL == EL2 then
   CNTVOFF = R[t2]:R[t];
elsif PSTATE.EL == EL3 then
   CNTVOFF = R[t2]:R[t];
```

is updated to:

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    CNTVOFF = R[t2]:R[t];
elsif PSTATE.EL == EL3 then
    if SCR.NS == '0' then
        UNDEFINED;
else
    CNTVOFF = R[t2]:R[t];
```

The equivalent edit is also made for the MRRC code.

2.83 D18434

In section D7.5.3 (Prohibiting event and cycle counting), the following text is deleted, and moved to the end of section D7.5.2 (Freezing event counters):

If a direct read of PMOVSCLR_ELO returns a non-zero value for a subset of the overflow flags, which means an event counter <n> should not count, then a sequence of direct reads of PMEVCNTR<n>_ELO ordered after the read of PMOVSCLR_ELO and before the PMOVSCLR_ELO flags are cleared to zero, will return the same value for each read, because the event counter has stopped counting.

Note: Direct reads of System registers require explicit synchronization for following direct reads of other System registers to be ordered after the first direct read.

2.84 D18443

In section H9.2.2 (DBGBCR<n>_EL1, Debug Breakpoint Control Registers, n = 0 - 15) in the description of DBGBCR<n> EL1.BT, bits [23:20], the following value description:

0b0101 As 0b0100, with linking enabled.

is changed to read:

0b0101 As 0b0100 but linked to a Context matching breakpoint.

An equivalent change is also made in G8.3.2 (DBGBCR<n>, Debug Breakpoint Control Registers, n = 0 - 15) in the description of DBGBCR<n>.BT [23:20] for both values 0b0001 and 0b0101.

2.85 D18444

In section J1.1.5 (aarch64/translation), the function AArch64.S1Translate() reading:

is corrected to read:

In section J1.1.5 (aarch64/translation), the function AArch64.S1Walk() reading:

```
if AArch64.S1InvalidTxSZ(walkparams) then
    fault.statuscode = Fault_Translation;
    fault.level = 0;
    return (fault, AddressDescriptor UNKNOWN, TTWState UNKNOWN, bits(64) UN\
KNOWN);
```

is removed.

In section J1.1.5 (aarch64/translation), the function AArch64.S2Translate() reading:

```
if AArch64.IPAIsOutOfRange(ipa.paddress.address, walkparams) then
   fault.statuscode = Fault_Translation;
   fault.level = 0;
   return (fault, AddressDescriptor UNKNOWN);
```

is corrected to read:

In section J1.1.5 (aarch64/translation), the function AArch64.S2Walk() reading:

```
return (fault, AddressDescriptor UNKNOWN, TTWState UNKNOWN, bits(64) UN\KNOWN);
```

is removed.

2.86 D18451

In section D1.16.1 (Wait for Event mechanism and Send event), in the subsection 'WFE wake-up events in AArch64 state', the following text:

When FEAT_WFxT or FEAT_WFxT2 is implemented, for WFIT instructions, a local timeout event caused by the virtual count threshold value, expressed in CNTVCT_ELO, being equaled or exceeded.

is corrected to read:

When FEAT_WFxT is implemented, for WFET instructions, a local timeout event caused by the virtual count threshold value, expressed in CNTVCT_ELO, being equaled or exceeded.

Similarly, in section D1.16.2 (Wait For Interrupt), in the subsection 'WFI wake-up events', the equivalent text is updated to read:

When FEAT_WFxT is implemented, for WFIT instructions, a local timeout event caused by the virtual count threshold value, expressed in CNTVCT_ELO, being equaled or exceeded.

2.87 D18454

In section G8.7.2 (CNTHCTL, Counter-timer Hyp Control register), the accessibility pseudocode for the MRC encoding that currently reads:

```
elsif PSTATE.EL == EL3 then
  return CNTHCTL;
```

is modified to:

```
elsif PSTATE.EL == EL3 then
if SCR_NS == '0' then
UNDEFINED;
else
return CNTHCTL;
```

The equivalent edit is made for the MCR code.

Equivalent changes to EL3 accessibility are made in the following sections:

• G8.7.3 (CNTHP_CTL, Counter-timer Hyp Physical Timer Control register),

- G8.7.4 (CNTHP_CVAL, Counter-timer Hyp Physical CompareValue register),
- G8.7.5 (CNTHP TVAL, Counter-timer Hyp Physical Timer TimerValue register).

2.88 D18457

In section G8.2.65 (HCR2, Hyp Configuration Register 2), the following fields:

- TTLBIS, bit [22].
- TOCU, bit [20].
- TICAB, bit [18].
- TID4, bit [17].

Have the following text added:

On a Warm reset, in a system where the PE resets into EL2 or EL3, this field resets to 0.

2.89 D18459

In section D4.2.1 (Virtual address space overflow), the text that reads:

If the address calculation performed after executing an instruction overflows 0xfffffffffffffffffff, the program counter becomes **UNKNOWN**.

is further clarified and relaxed to read:

2.90 D18463

In section D13.4.7 (PMCR_ELO, Performance Monitors Control Register), in the description for DP, bit [5], the following text:

For more information see Controlling the PMU counters on page D7-2859.

is corrected to read:

For more information, see Prohibiting event and cycle counting on page D7-2861.

2.91 D18464

In section J1.1.1 (aarch64/debug), the function AArch64.CountEvents() does not consider the interaction between the "freeze on overflow" feature and PMCR.DP. The function is updated such that the cycle counter would not count if freeze-on-overflow has disabled counting of the event counters that are not reserved for EL2.

In section J1.2.1 (aarch32/debug), equivalent changes are made for AArch32.CountEvents().

2.92 D18465

In section D13.2.117 (SCTLR_EL2, System Control Register (EL2)), for all of the bits that are described as having a function when HCR_EL2.E2H==1 && HCR_EL2.TGE==1 and being **RESO** otherwise, it is clarified that these bits:

- Are **RESO** when HCR_EL2.E2H==0, so software should write the value 0.
- Are ignored by hardware when HCR_EL2.E2H==1 && HCR_EL2.TGE==0, but software doesn't have to set the value 0.
- Have their described effect when HCR_EL2.E2H==1 && HCR_EL2.TGE==1.

2.93 R18467

In section H6.4.1 (Powerup request mechanism if FEAT_DoPD is implemented), the following text:

If the powerup request mechanism is implemented, the powerup request must be a CoreSight Class 0x9 ROM table block that contains both:

is relaxed to read:

If the powerup request mechanism is implemented, Arm strongly recommends that the powerup request is a CoreSight Class 0x9 ROM table block that contains both:

2.94 D18478

In section D5.2.3 (Controlling address translation stages), in the subsection 'Input address size', the line that currently reads:

If TxSZ is programmed to a value smaller than the effective minimum value when FEAT_LVA is supported, then any use of the TxSZ value generates a stage 1 level 0 Translation fault.

is clarified to read:

If TxSZ is programmed to a value smaller than the effective minimum value when FEAT_LVA is supported, then any use of the TxSZ value when translating an address generates a stage 1 level 0 Translation fault.

2.95 D18482

In section I5.3.13 (PMCID1SR, CONTEXTIDR_EL1 Sample Register), the text in the CONTEXTIDR EL1, bits [31:0] field that reads:

Context ID. The value of FEAT_DoPD that is associated with the most recent PMPCSR sample.

is corrected to read:

Context ID. The value of CONTEXTIDR that is associated with the most recent PMPCSR sample.

Additionally, the text within the same field that reads:

An instruction that writes to FEAT_DoPD

is corrected to read:

An instruction that writes to CONTEXTIDR

The equivalent changes are made in section H9.2.16 (EDCIDSR, External Debug Context ID Sample Register), where instances of FEAT_PCSRv8p2 are corrected to read CONTEXTIDR_EL1.

2.96 R18495

In section D5.4.12 (Hardware management of the Access flag and dirty state), subsection 'Hardware management of dirty state', the following text is deleted:

If the hardware update of dirty state mechanism is enabled and a write to memory is prevented by a Synchronous Tag Check Fault, the AP[2] and S2AP[1] bits associated with that write are permitted to be updated. For more information, see Chapter D6 Memory Tagging Extension.

Within the same section, in the subsection 'Hardware management of the Access flag', the bullet points that read:

- The PE sets the value of the Access flag to 1 in the translation table descriptor in memory, in a coherent manner, by an atomic read-modify-write of the Translation Table descriptor, if both of the following conditions are true:
 - The descriptor does not generate a Permission fault or an Alignment fault based on the memory type.
 - If the hardware update mechanism was disabled or not implemented, the access would have generated an Access flag fault. When the PE updates the Access flag in this way no Access flag fault is generated.

- It is **CONSTRAINED UNPREDICTABLE** whether the PE sets the value of the Access flag in the translation table entry in memory to 1, in a coherent manner, by an atomic read-modify-write of the Translation Table descriptor, if both of the following conditions are true.
 - The descriptor generates a Permission fault or an Alignment fault based on the memory type.
 - If the hardware update mechanism was disabled or not implemented, the access would have generated an Access flag fault.

are relaxed to read:

- The PE sets the value of the Access flag to 1 in the translation table descriptor in memory, in a coherent manner, by an atomic read-modify-write of the Translation Table descriptor, if both of the following conditions are true:
 - The descriptor does not generate a Permission fault, an Alignment fault based on the memory type or any fault which has a lower priority than a Permission fault from that stage of translation.
 - If the hardware update mechanism was disabled or not implemented, the access would have generated an Access flag fault. When the PE updates the Access flag in this way no Access flag fault is generated.
- It is **CONSTRAINED UNPREDICTABLE** whether the PE sets the value of the Access flag in the translation table entry in memory to 1, in a coherent manner, by an atomic read-modify-write of the Translation Table descriptor, if both of the following conditions are true:
 - The descriptor generates a Permission fault, an Alignment fault based on the memory type or any fault which has a lower priority than a Permission fault from that stage of translation.
 - If the hardware update mechanism was disabled or not implemented, the access would have generated an Access flag fault.

2.97 D18507

In section D9.3.3 (Initializing the sample interval counters), the text that reads:

- If PMSIRR EL1.RND is 1 and PMSIDR EL1.ERnd is 1:
 - PMSICR EL1.COUNT[[31:8] is set to PMSIRR EL1.INTERVAL.
 - PMSICR_EL1.COUNT[7:0] is set to a random or pseudorandom value in the range 0x00 to 0xFF.

is corrected to read:

- If PMSIRR EL1.RND is 1 and PMSIDR EL1.ERnd is 1:
 - PMSICR_EL1.COUNT[31:8] is set to PMSIRR_EL1.INTERVAL.
 - PMSICR EL1.COUNT[7:0] is set to 0x00.

2.98 D18508

In section D5.2.7 (The VMSAv8-64 translation table format), in the subsection 'Use of concatenated translation tables for the initial stage 2 lookup', in Table D5-23 'Possible uses of concatenated translation tables for level 1 lookup, 4KB granule', in the 'Size' column, the following changes are made:

The rows that currently appear as:

IPA range	Size	Required level 0 entries
IPA[38:0]	2^36	-
IPA[39:0]	2^37	2
IPA[40:0]	2^38	4
IPA[41:0]	2^39	8
IPA[42:0]	2^40	16

are replaced by the following rows:

IPA range	Size	Required level 0 entries
IPA[38:0]	2^39	-
IPA[39:0]	2^40	2
IPA[40:0]	2^41	4
IPA[41:0]	2^42	8
IPA[42:0]	2^43	16

2.99 D18520

In section I5.8.31 (ERR<n>PFGF, Pseudo-fault Generation Feature Register, n = 0 - 65534), the text in MV, bit [12] that reads:

0b0 When an injected error is recorded, the node might update ERR<n>MISC<m>. If any syndrome is recorded by the node in ERR<n>MISC<m>, then ERR<n>STATUS.MV is set to 0b1. ERR<n>PFGCTL.MV is **RESO**.

is updated to read:

0b0 ERR<n>PFGCTL.MV not supported. When an injected error is recorded, the node might update ERR<n>MISC<m>. If any syndrome is recorded by the node in ERR<n>MISC<m>, then ERR<n>STATUS.MV is set to 0b1. If the node always sets ERR<n>.STATUS.MV to 0b1 when recording an injected error, then ERR<n>PFGCTL.MV might be RAO/WI. Otherwise, ERR<n>PFGCTL.MV is **RESO**.

Corresponding updates are made to section I5.8.30 (ERR<n>PFGCTL, Pseudo-fault Generation Control Register, n = 0 - 65534), for bit [12] 'when the node supports this control'. Similar corrections are made for the ERR<n>PFGF.AV and ERR<n>PFGCTL.AV controls.

2.100 D18525

The text in section D1.9.1 (PE state on reset to AArch64 state) is removed, and is replaced with the following text:

Immediately after a reset, much of the PE state is architecturally **UNKNOWN**. However, some of the PE state is defined as defined for the individual registers. The state that is reset is sufficient to permit predictable initial execution at the highest Exception level, such that this execution is then capable of initialising the remaining state of the system where necessary before use.

The equivalent changes are made to section G1.17.1 (PE state on reset into AArch32 state).

2.101 D18530

In section D2.10.5 (Determining the memory location that caused a Watchpoint Exception), in the subsection 'Address recorded for Watchpoint exceptions generated by instructions other than data cache maintenance instructions', the text that reads:

The address recorded must be both:

is changed to read:

For Watchpoints exceptions generated by the DC ZVA, DC GVA, or DC GZVA instruction, the address recorded is an address accessed by the operation that triggered the watchpoint.

Otherwise, the address recorded must be both:

2.102 D18532

In the following sections:

- 15.8.25 (ERR<n>MISCO, Error Record Miscellaneous Register 0, n = 0 65534).
- I5.8.26 (ERR<n>MISC1, Error Record Miscellaneous Register 1, n = 0 65534).
- I5.8.27 (ERR<n>MISC2, Error Record Miscellaneous Register 2, n = 0 65534).
- I5.8.28 (ERR<n>MISC3, Error Record Miscellaneous Register 3, n = 0 65534).

The text that reads:

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 1, then some parts of this register are read/write when ERR<n>STATUS.MV is 1. See ERR<n>PFGF.MV for more information.

is corrected to read:

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERR<q>PFGF.MV is 1, then some parts of this register are read/write when ERR<n>STATUS.MV is 0. See ERR<n>PFGF.MV for more information.

2.103 C18533

In section D5.4.6 (Access permissions for instruction execution), the Note that currently reads:

Although the execute-never controls apply to speculative fetching, on a speculative instruction fetch from an execute-never location, no Permission fault is generated unless the PE attempts to execute the instruction that would have been fetched from that location.

is clarified to read:

Although the execute-never controls apply to speculative fetching, on an attempted speculative instruction fetch from an execute-never location, no Permission fault is generated unless the PE attempts to execute the instruction that would have been fetched from that location.

2.104 C18534

In the Glossary, in the definition of 'Speculative', the text that currently reads:

Memory effects (M2) generated by load, store, or barrier instructions (LSB2) appearing in program order after load, store, or barrier instructions (LSB1) that generate memory effects (M1) where all of the following apply:

- M1 is locally-ordered-before M2.
- LSB1 has not been executed before LSB2.

is clarified to read:

Memory effects (M2) generated by load or store instructions (LS2) appearing in program order after load or store instructions (LS1) that generate memory effects (M1) where all of the following apply:

- M1 is locally-ordered-before M2.
- LS1 has not been executed before LS2.

2.105 D18538

In section C4.1.3 (Branches, Exception Generating and System instructions), sub-section 'Unconditional branch (register)', the table rows that appear as:

орс	op2	ор3	Rn	op4	Instruction page	Feature
0010	11111	000010	!=11111	!=11111	Unallocated.	-
0010	11111	000010	11111	11111	RETAA, RETAB - RETAA variant	FEAT_PAuth
0010	11111	000011	!=11111	!=11111	Unallocated.	-
0010	11111	000011	11111	11111	RETAA, RETAB - RETAB variant	FEAT_PAuth

are replaced by:

орс	op2	ор3	Rn	op4	Instruction page	Feature
0010	11111	000010	!=11111	!=11111	Unallocated.	-
0010	11111	000010	!=11111	11111	Unallocated.	-
0010	11111	000010	11111	!=11111	Unallocated.	-
0010	11111	000010	11111	11111	RETAA, RETAB - RETAA variant	FEAT_PAuth
0010	11111	000011	!=11111	!=11111	Unallocated.	-
0010	11111	000011	!=11111	11111	Unallocated.	-
0010	11111	000011	11111	!=11111	Unallocated.	-
0010	11111	000011	11111	11111	RETAA, RETAB - RETAB variant	FEAT_PAuth

2.106 D18551

In section D5.10.1 (General TLB maintenance requirements), the text that reads:

The architecture permits the caching of any translation table entry that has been returned from memory without a fault, provided that the entry does not, itself, cause a Translation fault, an Address size fault, or an Access Flag fault.

is expanded to read:

The architecture permits the caching of any translation table entry that has been returned from memory without a fault, provided that the entry does not, itself, cause a Translation fault, an Address size fault, or an Access Flag fault, and, for leaf entries if hardware updates of the Access Flag are enabled, does not have the Access Flag set.

2.107 D18554

In section F6.1 (Alphabetical list of Advanced SIMD and floating-point instructions), the following text is added to each floating-point load and store instruction:

Operational information If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

2.108 D18558

In section D5.4.4 (About PSTATE.BTYPE), in Table D5-27 'Values taken by PSTATE.BTYPE on execution of an instruction', the list in the final row that reads:

Any instruction other than BR, BRAAZ, BRAAZ, BRABZ, BLR, BLRAA, BLRAAZ, BLRAB, BLRABZ, RET, RETAA, RETAB

is corrected to read:

Any instruction other than BR, BRAA, BRAAZ, BRAB, BRABZ, BLR, BLRAA, BLRAAZ, BLRAB, BLRABZ

2.109 D18563

In section I2.2.1 (Control of counter operating frequency and increment), in the subsection 'The Frequency modes table', the text that reads:

When the system timer is operating at a lower frequency than the base frequency, the increment applied at each counter update is given by:

is corrected to read:

When the system counter is operating at a lower frequency than the base frequency, the increment applied at each counter update is given by:

2.110 D18564

In section D4.4.2 (Cache identification), the text that reads:

A single Cache Size Selection Register, CSSELR_EL1, that selects the cache level and cache type of the current Cache Size Identification Register.

is clarified to read:

A single Cache Size Selection Register, CSSELR_EL1, that selects the cache level and sort of cache (Instruction, Data/Unified/Tag) of the current Cache Size Identification Register.

In sections D13.2.25 (CCSIDR2_EL1, Current Cache Size ID Register 2), D13.2.26 (CCSIDR_EL1, Current Cache Size ID Register), D13.2.33 (CSSELR_EL1, Cache Size Selection Register) and K1.2.12 (Programming the CSSELR_EL1.Level for a cache level that is not implemented), the text that reads:

If CSSELR_EL1.Level is programmed to a cache level that is not implemented:

is corrected to read:

If CSSELR_EL1.{Level, InD, TnD} is programmed to describe a cache that is not implemented:

The equivalent edits are made to section G4.4.2 (Cache identification).

2.111 D18565

In section I5.7.14 (CNTSCR, Counter Scale Register), in the definition of ScaleVal, bits[31:0], the text that reads:

When counter scaling is enabled, ScaleVal is the amount added to the counter value for every counter tick. Counter tick is defined as one period of the current operating frequency of the Generic counter.

is clarified to read:

When counter scaling is enabled, ScaleVal is the average amount added to the counter value for one period of the frequency of the Generic counter as described in the CNTFRQ register. The actual rate of update of the counter value is determined by the counter update frequency.

2.112 R18570

In section B2.9.5 (Load-Exclusive and Store-Exclusive instruction usage restrictions), the bullet that currently reads:

 Between the Load-Exclusive and the Store-Exclusive, there are no explicit memory effects, preloads, direct or indirect System register writes, address translation instructions, cache or TLB maintenance instructions, exception generating instructions, exception returns, or indirect branches.

is clarified and relaxed to read:

 Between the Load-Exclusive and the Store-Exclusive, there are no explicit memory effects, preloads, direct or indirect System register writes, address translation instructions, cache or TLB maintenance instructions, exception generating instructions, exception returns, ISB barriers, or indirect branches. The equivalent edit is made in section E2.10.5 (Load-Exclusive and Store-Exclusive instruction usage restrictions).

2.113 C18576

In section H3.2.8 (Syndrome information on Halting Step), the entry in the bullet list:

• The instruction being stepped generated a Halting Step debug event before the instruction was executed.

is clarified to read:

• A different exception is taken before the Halting Step debug event.

2.114 C18578

In the following sections:

- G8.4.10 (PMEVCNTR<n>, Performance Monitors Event Count Registers, n = 0 30).
- G8.4.11 (PMEVTYPER<n>, Performance Monitors Event Type Registers, n = 0 30).
- G8.4.19 (PMXEVCNTR, Performance Monitors Selected Event Count Register).
- G8.4.20 (PMXEVTYPER, Performance Monitors Selected Event Type Register).

The accessibility pseudocode for accesses at EL1 using AArch32 is updated to indicate that FEAT FGT causes a Trap exception to EL2.

2.115 D18581

In section C5.2.17 (SPSR_EL1, Saved Program Status Register (EL1)), in the definition of the M[3:0], bits [3:0] field, for 'when exception taken from AArch64 state', the text that reads:

• M[3:2] is set to the value of PSTATE.EL on taking an exception to EL1 and copied to PSTATE.EL on executing an exception return operation in EL1.

is corrected to read:

- M[3:2]: On an exception to EL1:
 - If the effective values of HCR_EL2.{NV, NV1} != {1,0} or the exception is not taken from EL1, then M[3:2] is set to the value of PSTATE.EL on taking an exception to EL1.
 - If the effective values of HCR_EL2.{NV, NV1} == $\{1,0\}$ and the exception is not taken from EL1, then M[3:2] is set to 10.
 - M[3:2] is copied to PSTATE.EL on executing a legal exception return operation in EL1.

Additionally, in the following sections:

- C5.2.17 (SPSR EL1, Saved Program Status Register (EL1)).
- C5.2.18 (SPSR EL1, Saved Program Status Register (EL2)).
- C5.2.19 (SPSR EL1, Saved Program Status Register (EL3)).

The statements which concern values being copied to PSTATE on an exception return are enhanced to describe behavior on an illegal exception return.

2.116 D18582

In section D13.2.83 (ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4), the text in the accessibility pseudocode that reads:

```
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && !(!IsZero(ID_MMFR4_EL1) || boolean
IMPLEMENTATION_DEFINED "ID_MMFR4_EL1 trapped by HCR_EL2.TID3")
&& HCR_EL2.TID3 == '1' then
   AArch64.SystemAccessTrap(EL2, 0x18);
```

is corrected to read:

```
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && (IsFeatureImplemented(FEAT_FGT) || !(!IsZero(ID_MMFR4_EL1) ||
boolean
IMPLEMENTATION_DEFINED "ID_MMFR4_EL1 trapped by HCR_EL2.TID3") && HCR_EL2.TID3 ==
'1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
```

Equivalent corrections are made in the following sections:

- D13.2.63 (ID AA64ISAR2 EL1, AArch64 Instruction Set Attribute Register 2).
- D13.2.66 (ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2).
- D13.2.71 (ID DFR1 EL1, AArch32 Debug Feature Register 1).
- D13.2.78 (ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6).
- D13.2.83 (ID_MMFR5_EL1, AArch32 Memory Model Feature Register 5).
- G8.2.84 (ID_DFR1, Debug Feature Register 1).
- G8.2.91 (ID ISAR6, Instruction Set Attribute Register 6).
- G8.2.96 (ID MMFR4, Memory Model Feature Register 4).
- G8.2.97 (ID MMFR5, Memory Model Feature Register 5).

2.117 D18593

In section D1.13.4 (Prioritization and recognition of interrupts), the text that reads:

Any interrupt that is pending before a Context synchronization event in the following list, is taken before the first instruction after the context synchronizing event, provided that the pending interrupt is not masked:

is clarified to read:

Any interrupt that is pending before a Context synchronization event in the following list, is taken before the first instruction after the context synchronizing event, provided that the interrupt is not masked and remains pending:

2.118 C18597

In section C5.5.59 (TLBI VAE2IS, TLBI VAE2ISNXS, TLB Invalidate by VA, EL2, Inner Shareable), in 'Purpose', the bullet that reads:

• The entry would be required to translate the specified VA using the EL2 or EL2&O translation regime for the Security state.

is clarified to read:

• The entry would be required to translate the specified VA using the EL2 or EL2&O translation regime, as determined by the current value of the HCR_EL2.E2H bit, for the Security state.

The equivalent edit is made in the following sections:

- C5.5.58 (TLBI VAE2, TLBI VAE2NXS, TLB Invalidate by VA, EL2).
- C5.5.60 (TLBI VAE2OS, TLBI VAE2OSNXS, TLB Invalidate by VA, EL2, Outer Shareable).
- C5.5.67 (TLBI VALE2, TLBI VALE2NXS, TLB Invalidate by VA, Last level, EL2).
- C5.5.68 (TLBI VALE2IS, TLBI VALE2ISNXS, TLB Invalidate by VA, Last level, EL2, Inner Shareable).
- C5.5.69 (TLBI VALE2OS, TLBI VALE2OSNXS, TLB Invalidate by VA, Last level, EL2, Outer Shareable).
- C5.5.34 (TLBI RVAE2, TLBI RVAE2NXS, TLB Range Invalidate by VA, EL2).
- C5.5.35 (TLBI RVAE2IS, TLBI RVAE2ISNXS, TLB Range Invalidate by VA, EL2, Inner Shareable).
- C5.5.36 (TLBI RVAE2OS, TLBI RVAE2OSNXS, TLB Range Invalidate by VA, EL2, Outer Shareable).
- C5.5.43 (TLBI RVALE2, TLBI RVALE2NXS, TLB Range Invalidate by VA, Last level, EL2).
- C5.5.44 (TLBI RVALE2IS, TLBI RVALE2ISNXS, TLB Range Invalidate by VA, Last level, EL2, Inner Shareable).

• C5.5.45 (TLBI RVALE2OS, TLBI RVALE2OSNXS, TLB Range Invalidate by VA, Last level, EL2, Outer Shareable).

2.119 D18601

In section D4.7.2 (Basic memory access), the text that reads:

The PhysMemRead() and PhysMemRead() functions

is corrected to read:

The PhysMemRead() and PhysMemWrite() functions

2.120 D18628

In section J1.3.3 (shared/functions), the EL2Enabled() function that reads:

```
boolean EL2Enabled()
    return HaveEL(EL2) && (!HaveEL(EL3) || SCR_EL3.NS == '1' || IsSecureEL2En\
abled());
```

is modified to:

```
boolean EL2Enabled()
    return HaveEL(EL2) && (!HaveEL(EL3) || SCR_GEN[].NS == '1' || IsSecureEL2En\
abled());
```

2.121 D18629

In section C5.2.3 (DIT, Data Independent Timing), "RET" is removed from the list of data processing instructions.

In section C6.2.220 (RET), the following text is deleted:

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

2.122 D18637

In section D13.2.63 (ID_AA64ISAR2_EL1, AArch64 Instruction Set Attribute Register 2), the description in the RPRES field that reads:

When FPCR.AH is 1, indicates support for 12 bits of mantissa in reciprocal and reciprocal square root instructions in AArch64 state. Defined values are:

is replaced by:

Indicates support for 12 bits of mantissa in reciprocal and reciprocal square root instructions in AArch64 state, when FPCR.AH is 1. Defined values are:

and the values:

0b0000 Reciprocal and reciprocal square root estimates give 8 bits of mantissa.

0b0001 Reciprocal and reciprocal square root estimates give 12 bits of mantissa.

are replaced by:

0b0000 Reciprocal and reciprocal square root estimates give 8 bits of mantissa, when FPCR.AH is 1.

0b0001 Reciprocal and reciprocal square root estimates give 12 bits of mantissa, when FPCR.AH is 1.

2.123 D18647

In D13.2.115 (SCR_EL3, Secure Configuration Register), the following text is added to the 'Otherwise' case of SIF, bit [9]:

When FEAT_PAN3 is implemented, it is **IMPLEMENTATION DEFINED** whether SCR_EL3.SIF is also used to determine instruction access permission for the purpose of PAN.

2.124 D18650

In D13.2.42 (FAR EL3, Fault Address Register (EL3)), the text that reads:

For a Data Abort or Watchpoint exception, if address tagging is enabled for the address accessed by the data access that caused the exception, then this field includes the tag. For more information about address tagging, see 'Address tagging in AArch64 state'.

is corrected to read:

For a Data Abort exception, if address tagging is enabled for the address accessed by the data access that caused the exception, then this field includes the tag. For more information about address tagging, see 'Address tagging in AArch64 state'.

2.125 R18653

In section A2.2.1 (Additional functionality added to Armv8.0 in later releases) for the entry associated with FEAT SSBS, FEAT SBSS2, Speculative Store Bypass Safe, the line that reads:

This feature is OPTIONAL in Armv8.0 implementations and mandatory in Armv8.5 implementations.

is relaxed to read:

This feature is OPTIONAL in Armv8.0 implementations.

2.126 C18680

In section B2.2.1 (Requirements for single-copy atomicity), in the subsection 'Changes to single-copy atomicity in Armv8.4', all of the lines that begin:

Otherwise, it is **IMPLEMENTATION DEFINED** whether

are deleted, and the following text is added at the beginning of the subsection:

In addition to the single-copy atomicity requirements above:

Additionally, each case described in the subsection is clarified to indicate that all of the listed conditions must be true.