


# SPI SLAVE WITH SINGLE PORT RAM

Digital Design Course



Malak Hamed Mokhtar


22 – 08 -2023

# SPI Slave with Single Port RAM

- Create Tcl file to create the vivado project and run the full design flow on Vivado using the Tcl file

```
run.tcl
1 create_project SPI_Project C:/Users/MALAK/Desktop/Digital_Design_Course/SPI_Slave_with_Single_Port_RAM_Project -part xc7a35t1cpg236-1L -force
2
3 add_files SPI_Wrapper.v SPI_Slave.v RAM.v SPI_constraints.xdc
4
5 synth_design -rtl -top SPI_Wrapper > elab.log
6
7 write_schematic elaborated_schematic.pdf -format pdf -force
8
9 launch_runs synth_1 > synth.log
10
11 wait_on_run synth_1
12 open_run synth_1
13
14 write_schematic synthesized_schematic.pdf -format pdf -force
15
16 write_verilog -force SPI_netlist.v
17
18 launch_runs impl_1 -to_step write_bitstream
19
20 wait_on_run impl_1
21 open_run impl_1
22
23 open_hw
24
25 connect_hw_server
```

Window shown after running run.tcl :




- Create an XDC file where the rst\_n , SS\_n & MOSI are connected to 3 switches, and the MISO to a led.

```


1  ## Clock signal
2  set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports clk]
3  create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
4
5  ## Switches
6  set_property -dict { PACKAGE_PIN V17    IOSTANDARD LVCMOS33 } [get_ports {rst_n}]
7  set_property -dict { PACKAGE_PIN V16    IOSTANDARD LVCMOS33 } [get_ports {SS_n}]
8  set_property -dict { PACKAGE_PIN W16    IOSTANDARD LVCMOS33 } [get_ports {MOSI}]
9
10 ## LEDs
11 set_property -dict { PACKAGE_PIN U16    IOSTANDARD LVCMOS33 } [get_ports {MISO}]
12
13 ## Configuration options, can be used for all designs
14 set_property CONFIG_VOLTAGE 3.3 [current_design]
15 set_property CFGBVS VCCO [current_design]
16
17 ## SPI configuration mode options for QSPI boot, can be used for all designs
18 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
19 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
20 set_property CONFIG_MODE SPIx4 [current_design]

```

SPI Wrapper elaborated schematic:



## SPI Wrapper synthesized schematic:



- 1) Snippets from the waveforms captured from QuestaSim for the design with inputs assigned values and output values visible.

## Using Master\_self\_checking\_tb (DoFile2):

```
1 module Master_self_checking_tb ();
2
3     parameter IDLE = 3'b000;
4     parameter CHK_CMD = 3'b001;
5     parameter WRITE = 3'b010;
6     parameter READ_ADD = 3'b011;
7     parameter READ_DATA = 3'b100;
8
9
10    reg clk;
11    reg rst_n; // Active low asynchronous reset
12    reg SS_n; // Slave Select
13    reg MOSI; // Master-Out-Slave-In
14
15    wire MISO_dut; // Master-In-Slave-Out
16
17
18    integer i = 0;
19    integer k = 0;
20    reg [7:0] write_address_expected;
21    reg [7:0] write_data_expected;
22
23    // DUT instantiation
24    SPI_Wrapper #(.IDLE(IDLE),.CHK_CMD(CHK_CMD),.WRITE(WRITE),.READ_ADD(READ_ADD),.READ_DATA(READ_DATA))
25    dut (.clk(clk),.rst_n(rst_n),.MOSI(MOSI),.MISO(MISO_dut),.SS_n(SS_n));
26
27    initial begin
28        clk = 0;
29        forever #1 clk = ~clk;
30    end
31
32    // For self checking read_address would be the same as write_address, and write_data would be saved to compare it with MISO outputs when data is read
33    /* Since this testbench only covers a few different orders of the 4 operations,
34    I have made another tb that completely randomizes the order of operation and whose validity can be checked in the wave simulation */
35
```

```

36 initial begin
37     // ----- Reset ----- //
38     rst_n = 0; // active low
39     #50;
40     rst_n = 1;
41     #100;
42
43     for (i = 0; i < 10000; i = i+1) begin
44         // ----- Write Address ----- //
45         // ----- Test: Write Address -----
46         // SS_n = 0 to tell the SPI Slave that the master will begin communication
47         @(negedge clk) SS_n = 0;
48         // 0: write operation, 00: write address
49         repeat(3) begin
50             @(negedge clk);
51             MOSI = 0;
52         end
53         // write address (8 bits)
54         repeat(8) begin
55             @(negedge clk)
56             MOSI = $random;
57             write_address_expected = {write_address_expected, MOSI};
58         end
59         // SS_n = 1 to end communication from master side
60         @(negedge clk) SS_n = 1;
61

```

```

62         // ----- Write Data ----- //
63         // SS_n = 0 to tell the SPI Slave that the master will begin communication (common between both operations)
64         @(negedge clk) SS_n = 0;
65         // 0: write operation, 01: write data
66         repeat(2) begin
67             @(negedge clk);
68             MOSI = 0;
69         end
70         @(negedge clk) MOSI = 1;
71
72         // write data (8 bits)
73         repeat(8) begin
74             @(negedge clk)
75             MOSI = $random;
76             write_data_expected = {write_data_expected, MOSI};
77         end
78         // SS_n = 1 to end communication from master side (common between both operations)
79         @(negedge clk) SS_n = 1;
80
81         // ----- Read Address ----- //
82         // Read address should be same as write address (so we can do self-checking)
83         // SS_n = 0 to tell the SPI Slave that the master will begin communication
84         @(negedge clk) SS_n = 0;
85         // 1: read operation, 10: read address
86         repeat(2) begin
87             @(negedge clk);
88             MOSI = 1;
89         end
90         @(negedge clk) MOSI = 0;
91         // read address (8 bits)
92         k = 0;
93         repeat(8) begin
94             @(negedge clk) MOSI = write_address_expected[7-k];
95             k = k+1;
96         end
97         // SS_n = 1 to end communication from master side
98         @(negedge clk) SS_n = 1;
99
100


```

```


101         // ----- Read Data ----- //
102         // SS_n = 0 to tell the SPI Slave that the master will begin communication (common between both operations)
103         @(negedge clk) SS_n = 0;
104         // 1: read operation, 11: read data
105         repeat(3) begin
106             @(negedge clk);
107             MOSI = 1;
108         end
109
110         // ----- Need 8 extra cycles for dummy data + 1 cycle for memory retrieval -----
111         repeat(9) @(negedge clk) MOSI = $random;
112
113         // Self-Checking
114         k = 0;
115         repeat(8) begin
116             @(negedge clk) MOSI = $random;
117             if(write_data_expected[0-k] != MISO_dut) begin
118                 $display("Error in SPI");
119                 $stop;
120             end
121             k = k+1;
122         end
123
124         // SS_n = 1 to end communication from master side (common between both operations)
125         @(negedge clk) SS_n = 1;
126     end
127
128     #2 $stop;
129
130 end
131
132
133 endmodule

```

### Write address operation (starting from one clk cycle for SS\_n = 0):



### Write data operation (starting from one clk cycle for SS\_n = 0):




Write address in decimal:

8'd47


Evidence data was written to memory in address 47:



### Read address operation: (starting from one clk cycle for SS\_n = 0):




**Read data operation: (starting from one clk cycle for SS\_n = 0) (8 dummy cycles shown):**



Read data: [47] 8'b10011100 10011100

Data is output on MISO port and then SS\_n is raised:



**Do file for self-checking testbench:**

```
DoFile2
1  vlib work
2  vlog SPI_Wrapper.v Master_self_checking_tb.v
3  vsim -voptargs=+acc work.Master_self_checking_tb
4  add wave *
5  run -all
6  #quit -sim
```

**Do file for more randomized testbench that would be found next page:**

```
DoFile
1  vlib work
2  vlog SPI_Wrapper.v Master_tb.v
3  vsim -voptargs=+acc work.Master_tb
4  add wave *
5  run -all
6  #quit -sim
```



Master\_tb, that is not self-checking but tries random operation orders:

```
1 module Master_tb ();
2
3     parameter IDLE = 3'b000;
4     parameter CHK_CMD = 3'b001;
5     parameter WRITE = 3'b010;
6     parameter READ_ADD = 3'b011;
7     parameter READ_DATA = 3'b100;
8
9
10    reg clk;
11    reg rst_n; // Active low asynchronous reset
12    reg SS_n; // Slave Select
13    reg MOSI; // Master-Out-Slave-In
14
15    wire MISO_dut; // Master-In-Slave-Out
16
17    // Used to randomize operation order
18    reg order;
19    reg read_or_write;
20
21    integer i = 0;
22
23    // DUT instantiation
24    SPI_Wrapper #(.IDLE(IDLE),.CHK_CMD(CHK_CMD),.WRITE(WRITE),.READ_ADD(READ_ADD),.READ_DATA(READ_DATA))
25    dut (.clk(clk),.rst_n(rst_n),.MOSI(MOSI),.MISO(MISO_dut),.SS_n(SS_n));
26
27    initial begin
28        clk = 0;
29        forever #1 clk = ~clk;
30    end
31
32
33    initial begin
34        rst_n = 0; // active low
35        //MOSI = 0;
36        //SS_n = 1;
37        #50;
38        rst_n = 1;
39        #100;
40    end
```

```
41 // ----- Write Operations ----- //
42 // ----- Initially Write Address ----- //
43 // ----- Test: Write Address ----- //
44 // SS_n = 0 to tell the SPI Slave that the master will begin communication
45 @(negedge clk) SS_n = 0;
46 // 0: write operation, 00: write address
47 repeat(3) begin
48     @(negedge clk);
49     MOSI = 0;
50 end
51 // write address (8 bits)
52 repeat(8) @(negedge clk) MOSI = $random;
53 // SS_n = 1 to end communication from master side
54 @(negedge clk) SS_n = 1;
55
56 // ----- Now randomize order of Writing data or Writing Addresses (using variable "order") ----- //
57 for (i = 0; i < 3000; i = i + 1) begin
58
59     // SS_n = 0 to tell the SPI Slave that the master will begin communication (common between both operations)
60     @(negedge clk) SS_n = 0;
61
62     // 0: write operation, 00: write address OR 0: write operation, 01: write data
63     // 0: write operation, 0: 1st bit of write operation type
64     repeat(2) begin
65         @(negedge clk);
66         MOSI = 0;
67     end
68
69     // randomize variable "order"
70     order = $random; // 1: Write data, 0: Write Address
71     // 2nd bit of write operation type:
72     if (order) begin
73         // ----- Test: Write Data -----
74         @(negedge clk) MOSI = 1;
75     end
76     else begin
77         // ----- Test: Write Address -----
78         @(negedge clk) MOSI = 0;
79     end
80
81     // write address/data (8 bits) (common between both operations)
82     repeat(8) @(negedge clk) MOSI = $random;
83
84     // SS_n = 1 to end communication from master side (common between both operations)
85     @(negedge clk) SS_n = 1;
86 end
87
88
```



```

89 // ----- Read Operations ----- //
90 // ----- Initially Read Address ----- //
91 // ----- Test: Read Address -----
92 // SS_n = 0 to tell the SPI Slave that the master will begin communication
93 @(negedge clk) SS_n = 0;
94 // 1: read operation, 10: read address
95 repeat(2) begin
96     @(negedge clk);
97     MOSI = 1;
98 end
99 @(negedge clk) MOSI = 0;
100 // read address (8 bits)
101 repeat(8) @(negedge clk) MOSI = $random;
102 // SS_n = 1 to end communication from master side
103 @(negedge clk) SS_n = 1;
104
105 // ----- Now randomize order of Reading data or Read Addresses (using variable "order") ----- //
106 for (i = 0; i < 3000; i = i + 1) begin
107
108     // SS_n = 0 to tell the SPI Slave that the master will begin communication (common between both operations)
109     @(negedge clk) SS_n = 0;
110
111     // 1: read operation, 10: read address OR 1: read operation, 11: read data
112     // 1: read operation, 1: 1st bit of read operation type
113     repeat(2) begin
114         @(negedge clk);
115         MOSI = 1;
116     end
117
118     // randomize variable "order"
119     order = $random; // 1: Read data, 0: Read Address
120     // 2nd bit of read operation type:
121     if (order) begin
122         // ----- Test: Read Data -----
123         // 1: read operation, 11: read data
124         @(negedge clk) MOSI = 1;
125         // ----- Need 8 extra cycles for dummy data + 1 cycle for memory retrieval -----
126         repeat(9) @(negedge clk) MOSI = $random;
127     end
128     else begin
129         // ----- Test: Read Address -----
130         // 1: read operation, 10: read address
131         @(negedge clk) MOSI = 0;
132     end
133
134     // read address or dummy data (8 bits) (common between both operations)
135     repeat(8) @(negedge clk) MOSI = $random;
136
137     // SS_n = 1 to end communication from master side (common between both operations)
138     @(negedge clk) SS_n = 1;
139 end

```

```

141 // ----- Random Operations ----- //
142 for (i = 0; i < 3000; i = i + 1) begin
143
144     // SS_n = 0 to tell the SPI Slave that the master will begin communication (common between all operations)
145     @(negedge clk) SS_n = 0;
146     read_or_write = $random; // 0: write, 1: read
147
148     if (read_or_write) begin // Read operations
149         // 1: read operation, 10: read address OR 1: read operation, 11: read data
150         // 1: read operation, 1: 1st bit of read operation type
151         repeat(2) begin
152             @(negedge clk);
153             MOSI = 1;
154         end
155
156         // randomize variable "order"
157         order = $random; // 1: Read data, 0: Read Address
158         // 2nd bit of read operation type:
159         if (order) begin
160             // ----- Test: Read Data -----
161             // 1: read operation, 11: read data
162             @(negedge clk) MOSI = 1;
163             // ----- Need 8 extra cycles for dummy data + 1 cycle for memory retrieval -----
164             repeat(9) @(negedge clk) MOSI = $random;
165         end
166         else begin
167             // ----- Test: Read Address -----
168             // 1: read operation, 10: read address
169             @(negedge clk) MOSI = 0;
170         end
171     end
172
173     else begin // Write operations
174         // 0: write operation, 00: write address OR 0: write operation, 01: write data
175         // 0: write operation, 0: 1st bit of write operation type
176         repeat(2) begin
177             @(negedge clk);
178             MOSI = 0;
179         end
180
181         // randomize variable "order"
182         order = $random; // 1: Write data, 0: Write Address
183         // 2nd bit of write operation type:
184         if (order) begin
185             // ----- Test: Write Data -----
186             @(negedge clk) MOSI = 1;
187         end
188         else begin
189             // ----- Test: Write Address -----
190             @(negedge clk) MOSI = 0;
191         end
192     end
193 end

```



```

193
194
195 // read address or dummy data or write address/data (8 bits) (common between all operations)
196 repeat(8) @(negedge clk) MOSI = $random;
197
198 // SS_n = 1 to end communication from master side (common between all operations)
199 @(negedge clk) SS_n = 1;
200 end
201
202 #2 $stop;
203 end
204
205 endmodule


```

## Wave simulations

**Write address operation and then another write address operation:**




**Write data operation and then another write data operation:**




Write address in decimal: 8'd93 118


Evidence that data was written to memory:




SS\_n is raised and then master begins the second write data operation:




Evidence that write data was changed:



**Write address operation and then write data operation:**




SS\_n is raised and then master begins the write data operation:



Write address in decimal:




Evidence that write data was changed:







## Write data operation and then write address operation:




SS\_n is raised and then master begins the write address operation:




Partial screenshot of memory initially:




Partial screenshot after randomized write operations:



## Read address operation and then another read address operation:




SS\_n is raised and then master begins the second read address operation:




## Read address operation and then read data operation:

The previous read address operation was followed by this read data operation:

SS\_n is raised and then master begins the read data operation: (8 cycles of dummy data after which RAM returns tx\_valid as raised)



Tx\_Data is output on MISO:




Evidence that tx\_data is the data in the read address:

Read address in decimal: read\_address 8'd40 40

[40]	8'b01101101	01101101
[39]	8'h88	88
Now	275530 ns	78252 ns
Cursor 1	78251 ns	78251 ns


### Read data operation and then read address operation:

The previous read data operation was followed by this read address operation:




### Read data operation and then another read data operation:


Read data operation 1 (8 cycles of dummy data after which RAM returns tx\_valid as raised)



Tx\_Data is output on MISO:



Evidence that tx\_data is the data in the read address:



Then there is a for loop that generates random order of operations between the 4 operations. This can be observed on the wave simulation when running Master\_tb.




- The SPI slave implementation is done using FSM, we shall try out three different encoding (gray, one\_hot or seq) using the following vivado attribute in your Verilog code

```
(* fsm_encoding = "gray" *)
```

2) Synthesis snippets for each encoding

```
(* fsm_encoding = "sequential" *)
reg [2:0] cs,ns;
```

- Schematic after the elaboration & synthesis



- Synthesis report showing the encoding used

```
34 | INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *)
```


State	New Encoding	Previous Encoding
-----	-----	-----
IDLE	000	000
CHK_CMD	001	001
WRITE	010	010
READ_ADD	011	011
READ_DATA	100	100




- Timing report snippet

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.315 ns	Worst Hold Slack (WHS): 0.142 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4222	Total Number of Endpoints: 4222	Total Number of Endpoints: 2119

- Snippet of the critical path highlighted in the schematic






Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock
Path 1	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][0]/CE	3.303	1.027	2.276	10.0	sys_clk_pin	sys_clk_pin
Path 2	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][1]/CE	3.303	1.027	2.276	10.0	sys_clk_pin	sys_clk_pin
Path 3	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][2]/CE	3.303	1.027	2.276	10.0	sys_clk_pin	sys_clk_pin
Path 4	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][3]/CE	3.303	1.027	2.276	10.0	sys_clk_pin	sys_clk_pin
Path 5	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][4]/CE	3.303	1.027	2.276	10.0	sys_clk_pin	sys_clk_pin
Path 6	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][5]/CE	3.303	1.027	2.276	10.0	sys_clk_pin	sys_clk_pin
Path 7	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][6]/CE	3.303	1.027	2.276	10.0	sys_clk_pin	sys_clk_pin
Path 8	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][7]/CE	3.303	1.027	2.276	10.0	sys_clk_pin	sys_clk_pin
Path 9	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[11][0]/CE	3.303	1.027	2.276	10.0	sys_clk_pin	sys_clk_pin
Path 10	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[11][1]/CE	3.303	1.027	2.276	10.0	sys_clk_pin	sys_clk_pin

### 3) Implementation snippets for each encoding

- Utilization report

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	F8 Muxes (8150)	Slice (8150)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
▼ N SPI_Wrapper	871	2118	272	136	811	871	18	5	1
└ dut (SPI_Slave)	42	30	0	0	25	42	10	0	0
└ my_ram (RAM)	829	2088	272	136	796	829	8	0	0

Resource	Utilization	Available	Utilization %
LUT	871	20800	4.19
FF	2118	41600	5.09
IO	5	106	4.72



- Timing report snippet

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0.895 ns	Worst Hold Slack (WHS): 0.163 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4222	Total Number of Endpoints: 4222	Total Number of Endpoints: 2119

-

- 4) Snippet of the “Messages” tab showing no critical warnings or errors after running elaboration, synthesis, implementation and a successful bitstream generation.

Elaborated Design (2 warnings)

- General Messages (2 warnings)
  - [Synth 8-5788] Register mem\_reg in module RAM is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code
  - [Synth 8-4767] Trying to implement RAM 'mem\_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.

Synthesis (4 warnings)

- [Synth 8-5788] Register mem\_reg in module RAM is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code
- [Synth 8-4767] Trying to implement RAM 'mem\_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
- [Netlist 29-101] Netlist 'SPI\_Wrapper' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.
- [Constraints 18-5210] No constraint will be written out.

Synthesized Design (1 warning)


- General Messages (1 warning)
  - [Netlist 29-101] Netlist 'SPI\_Wrapper' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.

Implementation (1 warning)

- Design Initialization (1 warning)
  - [Netlist 29-101] Netlist 'SPI\_Wrapper' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.

Implemented Design (1 warning)


- General Messages (1 warning)
  - [Netlist 29-101] Netlist 'SPI\_Wrapper' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.



## 2) Synthesis snippets for each encoding

```
(* fsm_encoding = "one_hot" *)  
reg [2:0] cs,ns;
```

- Schematic after the elaboration & synthesis



- Synthesis report showing the encoding used

34 | INFO: [Synth 8-5534] Detected attribute (\* fsm\_encoding = "one\_hot" \*)


State	New Encoding	Previous Encoding
<hr/>		
IDLE	00001	000
CHK_CMD	00010	001
WRITE	00100	010
READ_ADD	01000	011
READ_DATA	10000	100

- Timing report snippet


Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.315 ns	Worst Hold Slack (WHS): 0.139 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4226	Total Number of Endpoints: 4226	Total Number of Endpoints: 2122

All user specified timing constraints are met.

- Snippet of the critical path highlighted in the schematic








Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
Path 1	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][0]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 2	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][1]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 3	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][2]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 4	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][3]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 5	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][4]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 6	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][5]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 7	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][6]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 8	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][7]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 9	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[11][0]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 10	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[11][1]/CE	3.303	1.027	2.276	10.0	sys_clk_pin

### 3) Implementation snippets for each encoding

- Utilization report

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	F8 Muxes (8150)	Slice (8150)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
▼ SPI_Wrapper	869	2121	272	136	816	869	20	5	1
dut (SPI_Slave)	40	33	0	0	24	40	11	0	0
my_ram (RAM)	829	2088	272	136	803	829	8	0	0

Resource	Utilization	Available	Utilization %
LUT	869	20800	4.18
FF	2121	41600	5.10
IO	5	106	4.72




- Timing report snippet

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0.530 ns	Worst Hold Slack (WHS): 0.155 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4226	Total Number of Endpoints: 4226	Total Number of Endpoints: 2122

All user specified timing constraints are met.


- FPGA device snippet



- 4) Snippet of the “Messages” tab showing no critical warnings or errors after running elaboration, synthesis, implementation and a successful bitstream generation.

The screenshot shows a tree view of messages in a design tool. The tree is organized into categories: Elaborated Design (2 warnings), General Messages (2 warnings), Synthesis (4 warnings), Synthesized Design (1 warning), Implementation (1 warning), and Implemented Design (1 warning). Each category contains specific warning messages, many of which are repeated across different stages.


- Elaborated Design (2 warnings)**
  - General Messages (2 warnings)**
    - [Synth 8-5788] Register mem\_reg in module RAM is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code
    - [Synth 8-4767] Trying to implement RAM 'mem\_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
- Synthesis (4 warnings)**
  - [Synth 8-5788] Register mem\_reg in module RAM is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code
  - [Synth 8-4767] Trying to implement RAM 'mem\_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
  - [Netlist 29-101] Netlist 'SPI\_Wrapper' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.
  - [Constraints 18-5210] No constraint will be written out.
- Synthesized Design (1 warning)**
  - General Messages (1 warning)**
    - [Netlist 29-101] Netlist 'SPI\_Wrapper' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.
- Implementation (1 warning)**
  - Design Initialization (1 warning)**
    - [Netlist 29-101] Netlist 'SPI\_Wrapper' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.
- Implemented Design (1 warning)**
  - General Messages (1 warning)**
    - [Netlist 29-101] Netlist 'SPI\_Wrapper' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.



## 2) Synthesis snippets for each encoding

```
(* fsm_encoding = "gray" *)  
reg [2:0] cs,ns;
```

- Schematic after the elaboration & synthesis



- Synthesis report showing the encoding used

```
34 | INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *)
```


State	New Encoding	Previous Encoding
<hr/>		
IDLE	000	000
CHK_CMD	001	001
WRITE	011	010
READ_ADD	010	011
READ_DATA	111	100


- Timing report snippet

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.315 ns	Worst Hold Slack (WHS): 0.142 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4223	Total Number of Endpoints: 4223	Total Number of Endpoints: 2120

All user specified timing constraints are met.

- Snippet of the critical path highlighted in the schematic








Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
Path 1	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][0]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 2	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][1]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 3	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][2]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 4	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][3]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 5	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][4]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 6	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][5]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 7	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][6]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 8	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[10][7]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 9	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[11][0]/CE	3.303	1.027	2.276	10.0	sys_clk_pin
Path 10	6.315	3	4	69	dut/rx_data_reg[8]/C	my_ram/mem_reg[11][1]/CE	3.303	1.027	2.276	10.0	sys_clk_pin

### 3) Implementation snippets for each encoding

- Utilization report

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	F8 Muxes (8150)	Bonded IOB (106)	BUFGCTRL (32)
<b>SPI_Wrapper</b>	873	2119	272	136	5	1
dut (SPI_Slave)	44	31	0	0	0	0
my_ram (RAM)	829	2088	272	136	0	0

Resource	Utilization	Available	Utilization %
LUT	873	20800	4.20
FF	2119	41600	5.09
IO	5	106	4.72




- Timing report snippet

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.851 ns	Worst Hold Slack (WHS): 0.215 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4223	Total Number of Endpoints: 4223	Total Number of Endpoints: 2120

All user specified timing constraints are met.

- FPGA device snippet



- 4) Snippet of the “Messages” tab showing no critical warnings or errors after running elaboration, synthesis, implementation and a successful bitstream generation.

---

Elaborated Design (2 warnings)

- General Messages (2 warnings)
  - [Synth 8-5788] Register mem\_reg in module RAM is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code
  - [Synth 8-4767] Trying to implement RAM 'mem\_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.

Synthesis (4 warnings)

- [Synth 8-5788] Register mem\_reg in module RAM is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code
- [Synth 8-4767] Trying to implement RAM 'mem\_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
- [Netlist 29-101] Netlist 'SPI\_Wrapper' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.
- [Constraints 18-5210] No constraint will be written out.

Synthesized Design (1 warning)

- General Messages (1 warning)
  - [Netlist 29-101] Netlist 'SPI\_Wrapper' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.

Implemented Design (1 warning)

- General Messages (1 warning)
  - [Netlist 29-101] Netlist 'SPI\_Wrapper' is not ideal for floorplanning, since the cellview 'RAM' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning.

- We wish to operate at the highest frequency possible and so you shall choose the encoding based on the best timing report that gives the high setup slack after implementation.

(Copied timing reports here for ease of comparison)

```
(* fsm_encoding = "gray" *)
reg [2:0] cs,ns;
```

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.851 ns	Worst Hold Slack (WHS): 0.215 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4223	Total Number of Endpoints: 4223	Total Number of Endpoints: 2120

All user specified timing constraints are met.

```
(* fsm_encoding = "one_hot" *)
reg [2:0] cs,ns;
```

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0.530 ns	Worst Hold Slack (WHS): 0.155 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4226	Total Number of Endpoints: 4226	Total Number of Endpoints: 2122

All user specified timing constraints are met.

```
(* fsm_encoding = "seq" *)
reg [2:0] cs,ns;
```

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0.895 ns	Worst Hold Slack (WHS): 0.163 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4222	Total Number of Endpoints: 4222	Total Number of Endpoints: 2119

Highest setup slack is observed to be in the case of using gray encoding.

- After choosing the best encoding, add a debug core such that all internals (MISO, MOSI, SS\_n, rst\_n & clk) can be analyzed and then generate a bitstream file

Schematic after added debug core:

