TWIM - I²C compatible two-wire interface master with EasyDMA

TWI master with EasyDMA (TWIM) is a two-wire half-duplex master which can communicate with multiple slave devices connected to the same bus.

Listed here are the main features for TWIM:

- I²C compatible
- Supported baud rates: 100, 250, 400 kbps
- Support for clock stretching (non I²C compliant)
- EasyDMA

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. TWIM is not compatible with CBUS.

The GPIOs used for each two-wire interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.




Figure 1. TWI master with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see the following figure. This TWIM is only able to operate as a single master on the TWI bus. Multi-master bus configuration is not supported.

Figure 2. A typical TWI setup comprising one master and three slaves




Figure 2. A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The SCK pulse following a stretched clock cycle may be shorter than specified by the I2C specification.

The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task. The TWI master will generate a STOPPED event when it has stopped following a STOP task.

After the TWI master is started, the STARTTX or STARTRX tasks should not be triggered again until the TWI master has issued a LASTRX, LASTTX, or STOPPED event.

The TWI master can be suspended using the SUSPEND task, this can be used when using the TWI master in a low priority interrupt context. When the TWIM enters suspend state, will automatically issue a SUSPENDED event while performing a continuous clock stretching until it is instructed to resume operation via a RESUME task. The TWI master cannot be stopped while it is suspended, thus the STOP task has to be issued after the TWI master has been resumed.

Note: Any ongoing byte transfer will be allowed to complete before the suspend is enforced. A SUSPEND task has no effect unless the TWI master is actively involved in a transfer.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

EasyDMA

The TWIM implements EasyDMA for accessing RAM without CPU involvement.

The TWIM peripheral implements the EasyDMA channels found in the following table.

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 1. TWIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see **EasyDMA**.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/

WRITE bit set to o (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes found in the transmit buffer located in RAM at the address specified in the TXD.PTR register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave.

A typical TWI master write sequence is shown in the following figure. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect. This event can be used to synchronize the software.

The TWI master will generate a LASTTX event when it starts to transmit the last byte, this is shown in the following figure.




Figure 3. TWI master writing data to a slave

The TWI master is stopped by triggering the STOP task. This task should be triggered during the transmission of the last byte to secure that the TWI master will stop as fast as possible after sending the last byte. The shortcut between LASTTX and STOP can alternatively be used to accomplish this.

Note: The TWI master does not stop by itself when the entire RAM buffer has been sent, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After sending the ACK bit, the TWI slave will send data to the master using the clock generated by the master.

Data received will be stored in RAM at the address specified in the RXD.PTR register. The TWI master will generate an ACK after all but the last byte have been received from the slave. The TWI master will generate a NACK after the last byte received to indicate that the read sequence shall stop.

A typical TWI master read sequence is illustrated in **The TWI master reading data from a slave**. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect. This event can be used to synchronize the software.

The TWI master will generate a LASTRX event when it is ready to receive the last byte, as shown in **The TWI master reading data from a slave**. If RXD.MAXCNT > 1, the LASTRX event is generated after sending the ACK of the previously received byte. If RXD.MAXCNT = 1, the LASTRX event is generated after receiving the ACK following the address and READ bit.

The TWI master is stopped by triggering the STOP task. This task must be triggered before the NACK bit is supposed to be transmitted. The STOP task can be triggered at any time during the reception of the last byte. It is recommended to use the shortcut between LASTRX and STOP to accomplish this.

The TWI master does not stop by itself when the RAM buffer is full, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

The TWI master cannot be stopped while suspended, so the STOP task must be issued after the TWI master has been resumed.




Figure 4. The TWI master reading data from a slave

Master repeated start sequence

A typical repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave. This example uses shortcuts to perform the simplest type of repeated start sequence, i.e. one write followed by one read. The same approach can be used to perform a repeated start sequence where the sequence is read followed by write.

The following figure shows an example of a repeated start sequence where the TWI master writes two bytes followed by reading four bytes from the slave.




Figure 5. Master repeated start sequence

If a more complex repeated start sequence is needed, and the TWI firmware drive is serviced in a low priority interrupt, it may be necessary to use the SUSPEND task and SUSPENDED event to guarantee that the correct tasks are generated at the correct time. A double repeated start sequence using the SUSPEND task to secure safe operation in low priority interrupts is shown in the following figure.




Figure 6. Double repeated start sequence

Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

When the STOP task is sent, the software shall wait until the STOPPED event is received as a response before disabling the peripheral through the ENABLE register. If the peripheral is already stopped, the STOP task is not required.

Master mode pin configuration

The SCL and SDA signals associated with the TWI master are mapped to physical pins according to the configuration

specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.SCL, PSEL.SDA must only be configured when the TWI master is disabled.

To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	SOD1
SDA	As specified in PSEL.SDA	Input	Not applicable	SOD1

Table 2. GPIO configuration before enabling peripheral

Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40003000	TWIM	TWIM0	Two-wire interface master 0		
0x40004000	TWIM	TWIM1	Two-wire interface master 1		

Table 3. Instances

Register	Officet	Description	
Register	Offset	Description	
TASKS_STARTRX	0x000	Start TWI receive sequence	
TASKS_STARTTX	0x008	Start TWI transmit sequence	
TASKS_STOP	0x014	Stop TWI transaction. Must be issued while the TWI master is not suspended.	
TASKS_SUSPEND	0x01C	Suspend TWI transaction	
TASKS_RESUME	0x020	Resume TWI transaction	
EVENTS_STOPPED	0x104	TWI stopped	
EVENTS_ERROR	0x124	TWI error	
EVENTS_SUSPENDED	0x148	SUSPEND task has been issued, TWI traffic is now suspended.	
EVENTS_RXSTARTED	0x14C	Receive sequence started	
EVENTS_TXSTARTED	0x150	Transmit sequence started	
EVENTS_LASTRX	0x15C	Byte boundary, starting to receive the last byte	
EVENTS_LASTTX	0x160	Byte boundary, starting to transmit the last byte	
SHORTS	0x200	Shortcuts between local events and tasks	
INTEN	0x300	Enable or disable interrupt	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
ERRORSRC	0x4C4	Error source	
ENABLE	0x500	Enable TWIM	
PSEL.SCL	0x508	Pin select for SCL signal	
PSEL.SDA	0x50C	Pin select for SDA signal	
FREQUENCY	0x524	TWI frequency. Accuracy depends on the HFCLK source selected.	
RXD.PTR	0x534	Data pointer	
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer	
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction	
RXD.LIST	0x540	EasyDMA list type	
TXD.PTR	0x544	Data pointer	
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer	
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction	
TXD.LIST	0x550	EasyDMA list type	
ADDRESS	0x588	Address used in the TWI transfer	

Table 4. Register overview

TASKS_STARTRX

Address offset: 0x000

Start TWI receive sequence

Bit	number			31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7654	3 2 1 0
ID											Α
Res	et 0x000	00000		0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0000	0000
ID	ID Access Field Value ID Value			Value		Description	n				
Α					Start TWI receive sequence						
			Trigger	1		Trigger tas	SK				

TASKS_STARTTX

Address offset: 0x008

Start TWI transmit sequence

Bit	number			31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	111098	7654	3210
ID											Α
Res	et 0x000	00000		0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0000	0000
ID	Access	Field	Value ID	Value		Description	า				
Α	W	TASKS_STARTTX				Start TWI t	ransmit sequ	ience			
	Trigger		1		Trigger task						

TASKS_STOP

Address offset: 0x014

Stop TWI transaction. Must be issued while the TWI master is not suspended.

Bit number	31302928 27262524	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Access Field Value ID	Value	Description
A W TASKS_STOP	1	Stop TWI transaction. Must be issued while the TWI master is not suspended. Trigger task

TASKS_SUSPEND

Address offset: 0x01C

Suspend TWI transaction

Bit	number			31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	111098	7654	3 2 1 0
ID											Α
Res	et 0x000	00000		0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0000	0000
ID	Access	Field	Value ID	Value		Description	า				
A W TASKS_SUSPEND Trigger			Trigger	1		Suspend TWI transaction Trigger task					

TASKS_RESUME

Address offset: 0x020

Resume TWI transaction

Bit	number			31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7654	3 2 1 0
ID											А
Res	et 0x000	00000		0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0000	0000
ID	Access	Field	Value ID	Value		Description	ı				
Α	W	TASKS_RESUME	Trigger	1		Resume TV Trigger task	VI transactio	n			

EVENTS_STOPPED

Address offset: 0x104

TWI stopped

В	it number			31 30 29 28	27 26 25 2	4 23 22 21 20	19 18 17 16	15 14 13	312	111098	7654	3210
10)											A
R	eset 0x000	000000		0 0 0 0	0 0 0	0 0 0 0	0 0 0 0	0 0 0	0	0 0 0 0	0000	0000
IE	Access	Field	Value ID	Value		Descriptio	n					
Α	RW	EVENTS_STOPPED				TWI stopp	ed					
			NotGenerated	0		Event not	generated					
			Generated	1		Event gene	erated					

EVENTS_ERROR

Address offset: 0x124

TWI error

Bit	number			31302928	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	111098	7654	3210
ID											Α
Res	set 0x000	000000		0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 00	0000	0000
ID	Access	Field	Value ID	Value		Description	า				
Α	RW	EVENTS_ERROR				TWI error					
			NotGenerated	0		Event not g	generated				
			Generated	1		Event gene	rated				

EVENTS_SUSPENDED

Address offset: 0x148

SUSPEND task has been issued, TWI traffic is now suspended.

E	it number			31302928	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	111098	7654	3210
- 1	D										Α
F	Reset 0x000	000000		0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 00	0000	0000
ı	D Access	Field	Value ID	Value		Description	ı				
A	A RW	EVENTS_SUSPENDED				SUSPEND to suspended.		issued, TWI	traffic is n	ow	
			NotGenerated	0		Event not g	enerated				
			Generated	1		Event gene	rated				

EVENTS_RXSTARTED

Address offset: 0x14C

Receive sequence started

Rit	number			313029	220	27	26.2	524	22	22.	21 20	101	1017	716	15	1/11	212	11	1000	765/	2	210
ID	Humber			31302	320	21.	202	.5 24	23	, 22,	2120	191	10 17	10	13	141.	312	11.	1098	7034	, ,	Α
Re	set 0x000	000000		0 0 0	0 (0	0 (0 0	0	0	0 0	0	0 0	0	0	0 0	0	0	0 0 0	0000	0	000
ID	Access	Field	Value ID	Value					D	escr	iptio	า										
Α	RW	EVENTS_RXSTARTED	NotGenerated Generated	0					E١	vent	ve se not g gene	gene	rated		ed							

EVENTS_TXSTARTED

Address offset: 0x150

Transmit sequence started

В	t number			31 30 29 28	27 26 2	5 24	23 22 21 20	19 18 17 16	15 14 13 12	111098	7654	3210
10												Α
R	eset 0x000	000000		0 0 0 0	0 0 0	0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0000	0000
IC	Access	Field	Value ID	Value			Descriptio	n				
Α	RW	EVENTS_TXSTARTED					Transmit s	equence star	ted			
			NotGenerated	0			Event not	generated				
			Generated	1			Event gen	erated				

EVENTS_LASTRX

Address offset: 0x15C

Byte boundary, starting to receive the last byte

Bit	number			31 30 29 28	27 26 25 24	23222120 19181716 15141312 111098 7654 3210
ID						A
Re	set 0x000	000000		0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Access	Field	Value ID	Value		Description
А	RW	EVENTS_LASTRX	NotGenerated Generated	0 1		Byte boundary, starting to receive the last byte Event not generated Event generated

EVENTS_LASTTX

Address offset: 0x160

Byte boundary, starting to transmit the last byte

Bit r	number			31302928	27 26 25 24	23 22 21 20	19181716	15 14 13 12	111098	7654	3210
ID											Α
Res	et 0x000	000000		0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 00	0000	0000
ID	Access	Field	Value ID	Value		Description	า				
A	RW	EVENTS_LASTTX	NotGenerated Generated	0 1		Byte bound Event not g Event gene	•	to transmit	the last by	te	

SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

ъ.,				24 20 20 20 27 26 25 24	22222420 40404746 45444242 444000 7654 2240
	number			31 30 29 28 27 26 25 24	23222120 19181716 15141312 111098 7654 3210
ID					F E D CB A
Res	et 0x000	000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Access	Field	Value ID	Value	Description
Α	RW	LASTTX_STARTRX			Shortcut between event LASTTX and task STARTRX
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
В	RW	LASTTX_SUSPEND			Shortcut between event LASTTX and task SUSPEND
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
С	RW	LASTTX_STOP			Shortcut between event LASTTX and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
D	RW	LASTRX_STARTTX			Shortcut between event LASTRX and task STARTTX
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
Е	RW	LASTRX_SUSPEND			Shortcut between event LASTRX and task SUSPEND
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
F	RW	LASTRX_STOP			Shortcut between event LASTRX and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

INTEN

Address offset: 0x300

Enable or disable interrupt

D:+	number			24 20 20 20 27 26 25 24	22222420 40404746 45444242 444000 7654 2240
	number				23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				J	I H G F D A
Res	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Access	Field	Value ID	Value	Description
Α	RW	STOPPED			Enable or disable interrupt for event STOPPED
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	ERROR			Enable or disable interrupt for event ERROR
			Disabled	0	Disable
			Enabled	1	Enable
F	RW	SUSPENDED			Enable or disable interrupt for event SUSPENDED
			Disabled	0	Disable
			Enabled	1	Enable
G	RW	RXSTARTED			Enable or disable interrupt for event RXSTARTED
			Disabled	0	Disable
			Enabled	1	Enable
Н	RW	TXSTARTED			Enable or disable interrupt for event TXSTARTED
			Disabled	0	Disable
			Enabled	1	Enable
Ι	RW	LASTRX			Enable or disable interrupt for event LASTRX
			Disabled	0	Disable
			Enabled	1	Enable
J	RW	LASTTX			Enable or disable interrupt for event LASTTX
			Disabled	0	Disable
			Enabled	1	Enable

INTENSET

Address offset: 0x304

Enable interrupt

Bit	number			31302928 2726252	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					JI H G F D A
Res	et 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Access	Field	Value ID	Value	Description
Α	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	ERROR			Write '1' to enable interrupt for event ERROR
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	SUSPENDED			Write '1' to enable interrupt for event SUSPENDED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	RXSTARTED			Write '1' to enable interrupt for event RXSTARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Н	RW	TXSTARTED			Write '1' to enable interrupt for event TXSTARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
I	RW	LASTRX			Write '1' to enable interrupt for event LASTRX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
J	RW	LASTTX			Write '1' to enable interrupt for event LASTTX
			Set	1	Enable
			Disabled	0	Read: Disabled

INTENCLR

Address offset: 0x308

Disable interrupt

D:+	number			21 20 20 20 27 26 25	24 22222120 40404746 45444242 444000 7654 2240
	number			31302928 272625	24 23222120 19181716 15141312 1110 9 8 7 6 5 4 3 2 1 0 J H G F D A
ID	et 0x000	00000		0 0 0 0 0 0	J I H G F D A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Res					
ID	Access	Field	Value ID	Value	Description
Α	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	ERROR			Write '1' to disable interrupt for event ERROR
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	SUSPENDED			Write '1' to disable interrupt for event SUSPENDED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	RXSTARTED			Write '1' to disable interrupt for event RXSTARTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Н	RW	TXSTARTED			Write '1' to disable interrupt for event TXSTARTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
I	RW	LASTRX			Write '1' to disable interrupt for event LASTRX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
J	RW	LASTTX			Write '1' to disable interrupt for event LASTTX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

ERRORSRC

Address offset: 0x4C4

Error source

ID	number et 0x000	00000		31302928	27 26 25 24	23 22 21 20	19181716	15 14 13 12 0 0 0 0	111098		СВА
ID	Access	Field	Value ID	Value		Description	1				
Α	RW	OVERRUN				transferred	was receive I into RXD bu			-	
			NotReceived Received	0 1		Error did no Error occur					
В	RW	ANACK				NACK recei clear)	ved after ser	nding the ad	dress (write	e '1' to	
			NotReceived	0		Error did no	ot occur				
			Received	1		Error occur	red				
С	RW	DNACK				NACK recei clear)	ved after ser	nding a data	byte (write	e '1' to	
			NotReceived	0		Error did no	ot occur				
			Received	1		Error occur	red				

ENABLE

Address offset: 0x500

Enable TWIM

Bit	number			31302928	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0
ID											AAAA
Res	et 0x000	00000		0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0000	0000
ID	Access	Field	Value ID	Value		Description	n				
Α	RW	ENABLE				Enable or o	disable TWIN	l			
			Disabled	0		Disable TW	/IM				
			Enabled	6		Enable TW	IM				

PSEL.SCL

Address offset: 0x508

Pin select for SCL signal

Bit	number			31302928	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	111098	7654	3 2 1 0
ID				С						ВА	AAAA
Res	et 0xFFF	FFFFF		1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 11	1111	1111
ID	Access	Field	Value ID	Value		Descriptio	n				
Α	RW	PIN		[031]		Pin numbe	er				
В	RW	PORT		[01]		Port numb	er				
С	RW	CONNECT				Connectio	n				
			Disconnected	1		Disconnec	t				
			Connected	0		Connect					

PSEL.SDA

Address offset: ox5oC

Pin select for SDA signal

Bit ID	number			31302928 27262524 C	4 23222120 19181716 15141312 111098 7654 3210 BA AAAA
Res	et 0xFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID	Access	Field	Value ID	Value	Description
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

FREQUENCY

Address offset: 0x524

TWI frequency. Accuracy depends on the HFCLK source selected.

Bit	number			31302928 27262524	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A	$ \hbox{\bf A} \hbox{\bf A}$
Res	et 0x040	00000		0 0 0 0 0 1 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID	Access	Field	Value ID	Value	Description
A	RW	FREQUENCY	K100 K250 K400	0x01980000 0x04000000 0x06400000	TWI master clock frequency 100 kbps 250 kbps 400 kbps

RXD.PTR

Address offset: 0x534

Data pointer

Bit	number			3130	29 28	27	262	25 24	23	22:	21 20	19	18 17	16	15 1	4 13	12	111	.0 9 8	7	6 5 4	3	2	10
ID				АА	АА	Α	Α	А А	Α	Α	А А	Α	А А	Α	Α.	4 A	Α	Α.	AAA	Α	AAA	. A	Α.	АА
Res	et 0x000	00000		0 0	0 0	0	0	0 0	0	0	0 0	0	0 0	0	0	0 0	0	0	0 0 0	0	0 0 0	0	0	0 0
ID	Access	Field	Value ID	Value	2				D	escr	iptio	า												
A	RW	PTR							S	ee tl		emoi	ry cha						ıt whi	ch				

RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit numb	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A A A A A A A A A
Reset 0x	0000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acc	ss Field	Value ID	Value	Description
A RW	MAXCNT		[00xFFFF]	Maximum number of bytes in receive buffer

RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit	number			31302928	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	111098	7654	3 2 1 0
ID								A A A A	AAAA	AAAA	AAAA
Res	et 0x000	00000		0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0000	0000
ID	Access	Field	Value ID	Value		Description	ı				
Α	R	AMOUNT		[00xFFFF]			,	erred in the ludes the NA		tion. In	

RXD.LIST

Address offset: 0x540

EasyDMA list type

Bitı	number			31302928 27262524	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					AAA
Res	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Access	Field	Value ID	Value	Description
А	RW	LIST	Disabled ArrayList	0	List type Disable EasyDMA list Use array list

TXD.PTR

Address offset: 0x544

Data pointer

Bit	number			31302928	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7654	3 2 1 0
ID				A A A A	A A A A	A A A A	A A A A	A A A A	A A A A	AAAA	$A \; A \; A \; A$
Res	et 0x000	00000		0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0000	0 0 0 0
ID	Access	Field	Value ID	Value		Description	ı				
A	RW	PTR					er emory chapte are available			ch	

TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit i	number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A A A A A A A A A A A A A
Res	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Access	Field	Value ID	Value	Description
Α	RW	MAXCNT		[00xFFFF]	Maximum number of bytes in transmit buffer

TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

Bit	number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A A A A A A A A A A A A A
Res	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Access	Field	Value ID	Value	Description
Α	R	AMOUNT		[00xFFFF]	Number of bytes transferred in the last transaction. In case of NACK error, includes the NACK'ed byte.

TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit	number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					AAA
Res	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Access	Field	Value ID	Value	Description
Α	RW	LIST			List type
			Disabled	0	Disable EasyDMA list
			ArrayList	1	Use array list

ADDRESS

Address offset: 0x588

Address used in the TWI transfer

Bit	number			31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0
ID										AAA	AAAA
Res	et 0x000	00000		0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0000	0000
ID	Access	Field	Value ID	Value		Description	ı				
Α	RW	ADDRESS				Address use	ed in the TW	I transfer			

Electrical specification

TWIM interface electrical specifications

Symbol	Description		Min.	Тур.	Max.	Units	
f _{TWIM,SCL}	Bit rates for TWIM ¹		100		400	kbps	
t _{TWIM,START}	Time from STARTRX/STARTTX task to transmission started			1.5		μѕ	

Two Wire Interface Master (TWIM) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
[†] TWIM,SU_DAT	Data setup time before positive edge on SCL – all modes	300			ns
t _{TWIM,HD_DAT}	Data hold time after negative edge on SCL – 100, 250 and 400 kbps	500			ns
t _{TWIM,HD_STA,100kbps}	TWIM master hold time for START and repeated START condition, 100 kbps	9937.5			ns
t _{TWIM} ,HD_STA,250kbps	TWIM master hold time for START and repeated START condition, 250 kbps	3937.5			ns
t _{TWIM} ,HD_STA,400kbps	TWIM master hold time for START and repeated START condition, 400 kbps	2437.5			ns
t _{TWIM} ,SU_STO,100kbps	TWIM master setup time from SCL high to STOP condition, 100 kbps	5000			ns
t _{TWIM} ,SU_STO,250kbps	TWIM master setup time from SCL high to STOP condition, 250 kbps	2000			ns
t _{TWIM} ,su_sto,400kbps	TWIM master setup time from SCL high to STOP condition, 400 kbps	1250			ns
t _{TWIM} ,BUF,100kbps	TWIM master bus free time between STOP and START conditions, 100 kbps	5800			ns
t _{TWIM} ,BUF,250kbps	TWIM master bus free time between STOP and START conditions, 250 kbps	2700			ns
t _{TWIM,BUF,400kbps}	TWIM master bus free time between STOP and START conditions, 400 kbps	2100			ns

Figure 7. TWIM timing diagram, 1 byte transaction




Figure 7. TWIM timing diagram, 1 byte transaction

Pullup resistor




Figure 8. Recommended TWIM pullup value vs. line capacitance

- The I2C specification allows a line capacitance of 400 pF at most.
- The value of internal pullup resistor (R_{PU}) for nRF52840 can be found in GPIO General purpose input/output.

Documentation feedback | Developer Zone https://devzone.nordicsemi.com/questions/ | Subscribe | Updated 2023-11-30

¹ High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO — General purpose input/output for more details.