



# NUST

NATIONAL UNIVERSITY  
OF SCIENCES & TECHNOLOGY

**NATIONAL UNIVERSITY OF SCIENCES & TECHNOLOGY**

**NUST BALOCHISTAN CAMPUS(NBC)**

**SUBMITTED TO: MR. NAJEEB ULLAH**

**SUBMITTED BY: MALIK MOIZ ASGHAR (343195)**

**DATE: 10-06-2022**

**SUBJECT: Computer Architecture and Organisation**

**Q.1: A given microprocessor has words of 1 byte. What is the smallest and largest integer that can be represented in the following representations?**

- a. Unsigned**
- b. Sign-magnitude**
- c. Ones complement**
- d. Twos complement**
- e. Unsigned packed decimal**
- f. Signed packed decimal**

Date: \_\_\_\_\_

Q1

a) Unsigned

We know that

1 byte = 8 bits

So

(00000000) = 0

(11111111) = 255

So smallest value that can  
~~be~~ represent an integer = 0

and the largest value that  
can ~~be~~ represent an integer = 255

b) Sign-magnitude

We assume that the first  
bit is for sign (+ve, -ve)


So we use the formula

$$2^{(\text{no of bits})} - 1 = +ve$$

$$-2^{(\text{no of bits})} = -ve$$

$$\text{largest value} = 2^7 - 1 = 127$$

$$\text{Smallest value} = -2^7 = -128$$



**Q.2: Consider a hypothetical computer with an instruction set of only two n-bit instructions. The first bit specifies the**

**opcode, and the remaining bits specify one of the 2**

**n-1 n-bit words of main memory.**

**The two instructions are as follows:**

**I. SUBS X Subtract the contents of location X from the accumulator, and store the result in location X and the accumulator.**

**II. JUMP X Place address X in the program counter.**

**A word in main memory may contain either an instruction or a binary number in twos complement notation. Demonstrate**

**that this instruction repertoire is reasonably complete by specifying how the following operations can be programmed:**

- a) Data transfer: Location X to accumulator, accumulator to location X**
- b) Addition: Add contents of location X to accumulator**
- c) Conditional branch**
- d) Logical OR**
- e) I/O Operations**

Date: \_\_\_\_\_

Q2:-

(A)

Data transfer :

Location X to accumulator,  
accumulator to location Y

Subs Z : zero accumulator

Subs Z

Subs N : negative N.

Subs Z : zero accumulator

Subs Z : Sub X : restore N and accumulator  
using N

Subs Z : store accumulator in Z

Subs N : zero Accumulator and N.

Sub N

Subs Z : accumulator ~~is~~ original of negative

Subs X : negative value of N

Subs Z : the zero back in Z

Subs Z

Subs X : original value ~~is~~ back to  
N.

(B)

Addition, Add contents of location  
N to accumulator



Date:

Sub y : Store accumulator in y  
Sub z : zero out accumulator and z  
Sub z  
Sub n : n and accumulator by  
-ve, original value.  
Sub y : y and accumulator A  
-ve, the sum of original values  
Sub z  
Sub n : restore the n value  
Subs z  
Sub y, y and accumulator A  
sum of values.

(C)

Conditional Branch.

The default A temp 0 address.

Sub y : The Store Accumulator  
by x

Sub z : Accumulator and z  
zero out

Subs z

Subs BCH : n and accumulator  
A -ve original x value.

Subs y : y and accumulator A  
-ve by original values by  
sum

Date: \_\_\_\_\_

Subs BCH

Subs BCH

Subs X

Subs BCH; final modification

Subs X

Subs Y: clear X

BCH Jump BCH+1 : which  
was modified by Jump instruction

④

logical OR:

These are A+B minus by carry  
of A+B as carry by A+B

⑤

I/O operation:

These are done by all results  
as by operations.

**Q.3: For the following data structures, draw the big-endian and little-endian layouts, using the format of Figure given in the**



**lecture slides, and comment on the results.**

**A. struct {**

**double i; //0x1112131415161718**

**} s1;**

**B. struct {**

**int i; //0x11121314**

**int j; //0x15161718**

**} s2**

**C. struct {**

**short i; //0x1112**

**short j; //0x1314**

**short k; //0x1516**

**short l; //0x1718**

**} s3;**

Date: \_\_\_\_\_

Q3

(A)

0x 11 12 13 14 15 16 17 18

Little Endian

Big-endian

7	11	7	18
6	12	6	17
5	13	5	16
4	14	4	15
3	15	3	14
2	16	2	13
1	17	1	12
0	18	0	11

(B)

0x 11 12 13 14

0x 15 16 17 18

little endian

Big-endian

7	<del>11</del>	15	<del>18</del>	18
6	<del>12</del>	16	<del>17</del>	17
5	<del>13</del>	17	<del>16</del>	16
4	<del>14</del>	18	<del>15</del>	15
3	<del>15</del>	11	<del>14</del>	14

Date: \_\_\_\_\_

2	12	12
1	13	13
0	14	14

12	13
13	12
14	11

(C)

0x1112

0x1314

0x1516

0x1718

Little endian

7 17

6 18

5 15

4 16

3 13

2 14

1 11

0 12

Big-Endian

18

17

16

15

14

13

12

11

10

**Q.4: Consider a 16-bit processor in which the following appears in main memory, starting at location 200:**

**200 Load to AC Mode**

**201 500**

**202 Next Instruction**

**The first part of the first word indicates that this instruction loads a value into an accumulator. The Mode field specifies an**

**addressing mode and, if appropriate, indicates a source register; assume that when used, the source register is R1, which has**

**a value of 400. There is also a base register that contains the value 100. The value of 500 in location 201 may be part of the**

**address calculation. Assume that location 399 contains the value 999, location 400 contains the value 1000, and so on.**

**Determine the effective address and the operand to be loaded for the following address modes:**


- a. Direct**
- b. Immediate**
- c. Indirect**
- d. Register**
- e. Register indirect**
- f. Displacement**

Addressing mode	Effective address	operand	Reason
Direct addressing	500	1100	We know that in direct addressing there will be two

			addresses one address will contain the other address of operand so in this case we have the address of register 201 which contain the address of 500 finally when we reach 500 so we get the operand 1100
Immediate addressing	201	500	In immediate we know the register contain the value so in this case register 201 contain the operand 500
Indirect addressing	1100	1700	In this case we have three addresses first we have 201 address then we jump to 500 and then we again jump to 1100 which is our effective address and the value of 1100 is 1700
Register addressing	702	1302	Base address+next instruction address
Resgiter indirect	600	1200	$R1+B1$
Displacement	R1	400	Resgister address = effective address

**Q.5: How many times does the processor need to refer to memory when it fetches and executes an indirect-address-mode**

**instruction if the instruction is (a) a computation requiring a single operand; (b) a branch?**



- a) If we have a single operand 3 times the processor needs to refer to memory first for fetch instruction, then fetch operand reference and last for fetching operand
- b) If we have a branch instruction 2 times the processor needs to refer to memory first for fetch instruction, then for fetching the operand

**Q.6: Design a variable-length opcode to allow all of the following to be encoded in a 36-bit instruction:**

**1. instructions with two 15-bit addresses and one 3-bit register number**

The total we have 36-bit instruction addresses and each instruction contains 15-bit address we have 2 15-bit addresses and a 3-bit register address  $30+3=33$  the remaining 3-bit address will use for opcode

**2. instructions with one 15-bit address and one 3-bit register number**

In this case, we have one 15-bit address and 1 3bit register so a total of  $15+3= 18$

So reaming 18-bit address will use for opcode

**3. instructions with no addresses or registers**

If the instruction has no address so we have many choices in defining the opcode