

NATIONAL UNIVERSITY OF SCIENCES & TECHNOLOGY

NUST BALOCHISTAN CAMPUS(NBC)

SUBMITTED TO: MR. NAJEEB ULLAH


SUBMITTED BY: MALIK MOIZ ASGHAR (343195)

DATE: 10-06-2022

SUBJECT: Computer Architecture and Organisation

- Q.1: A given microprocessor has words of 1 byte. What is the smallest and largest integer that can be represented in the following representations?
- a. Unsigned
- b. Sign-magnitude
- c. Ones complement
- d. Twos complement
- e. Unsigned packed decimal
- f. Signed packed decimal

Date:	
91	
a) Unisigned	
we know that	
2 byte = 8 bits	
(00000000) = 0	
(1111111) = 255	
So Smallest value that can	
the represent an integer = 0	
and the largest value that	
and the largest value that Can top represent an integer = 255	
b) Sign-magnitude	
we assume that the first	
Dit in for Sign (+ve, -ve)	
So we use the formula	
2 (no of bits) -1 = tve -2 (no of bits) = -ve	
-> (no of bir) = - Ve	
- largest value = 27-1=127	
Smallest value 2 = - 128	



Q.2: Consider a hypothetical computer with an instruction set of only two n-bit instructions. The first bit specifies the

opcode, and the remaining bits specify one of the 2

n-1 n-bit words of main memory.

The two instructions are as follows:

I. SUBS X Subtract the contents of location X from the accumulator, and store the result in location X and the

accumulator.

II. JUMP X Place address X in the program counter.


A word in main memory may contain either an instruction or a binary number in twos complement notation. Demonstrate

that this instruction repertoire is reasonably complete by specifying how the following operations can be programmed:

- a) Data transfer: Location X to accumulator, accumulator to location X
- b) Addition: Add contents of location X to accumulator
- c) Conditional branch
- d) Logical OR
- e) I/O Operations

	V
Date:	
92:-	
(a)	
Data transfer:	_
Location X' to accumulator, accumulator to location Y	
accumulator to location y	
gubs 7: zero accumulabor	
Subs 11: negative 11.	
subs 2: zero accudator	
Subsz: Sub X: vestore n and accumulation	
using 14	
Sub > store accumulator in 2	
Sub 4: Zero Accumulator and N.	
Sab a	
Subs X: regalive value of v Subs 2: the zero back in 2	ative
Subs 2: the zero back in 2	
Subsz	
subx: original value to back to	
V .	
(B)	
Addition Add contents of location	
n to accumulator	

bop n: ne ori goaly value : y and accumulator Subu restore the wall conditional Branch The default At tryp O address S lone wholenes A. As -ve original x value.



Q.3: For the following data structures, draw the big-endian and little-endian layouts, using the format of Figure given in the

```
lecture slides, and comment on the results.

A. struct {
    double i; //0x1112131415161718
    } s1;

B. struct {
    int i; //0x11121314
    int j; //0x15161718
    } s2

C. struct {
    short i; //0x1112
    short j; //0x1314
    short k; //0x1516
    short l; //0x1718
} s3;
```

9.ate:		per spec san dan dan			
	93	-			
	(A)				
-					
- OX 1/12	13 14	15	16 17	- 18	
Little R	ndian	B	g-endi	30	
7 11		7 6	18 17 16		
5 13 4 14 3 15		3	15		
2 16		2	13		
0 13		0	11)		
- OX 12.19	B -1314 17 18				
Little e	12		B19- e	ndian 18 17 16	
4 104	13		18	14	

1 19 13 66 12 0 8 14 15 11 0 8 14 15 11 0 8 14 15 11 0 8 14 15 11 0 8 17 16 0 8 17 16 1 17 16 1 17 16 1 17 17 17 1 1 1 1 1 1 1 1 1 1 1 1 1	1	1 19 13 86 12 O 18 14 15 O 18 14 17 OX 1112 OX 1112 OX 1716 OX 1716 OX 1718 Puttle endian By-Indian 1 17 1 17 1 16 1 17 1 19	2	
DX 1112 OX B14 OX 1516 OX 1718	0x 1112 0x 814 0x 1516 0x 1718 Little endian 3 13 14 15 16 17 19 19 11 11 11 12	DX 1112 OX B14 OX 1516 OX 1718 Pattle endian Page India 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1/2 12	(A 13
DX 1112 OX B14 OX 1516 OX 1718	0x 1112 0x 814 0x 1516 0x 1718 Little endian 3 13 14 15 16 17 19 19 11 11 11 12	DX 1112 OX B14 OX 1516 OX 1718 Pattle endian Page India 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 6 14	100 11
0x 1516 0x 1516 0x 1718 Puttle endian Bry- Indra 7 17 18 17 16 17 16 19 19 19 19 11 11 12	0x 1516 0x 1516 0x 1718 Puttle endian Bry-Indra 7 17 18 17 16 17 16 19 19 19 19	0x 1516 0x 1516 0x 1718 Puttle endian By- Indra 7 17 13 17 16 17 19 19 19 11 11 12		(3)
0x 1516 0x 1516 0x 1718 Puttle endian Bry- Indra 7 17 18 17 16 17 16 19 19 19 19 11 11 12	0x 1516 0x 1516 0x 1718 Puttle endian Bry-Indra 7 17 18 17 16 17 16 19 19 19 19	0x 1516 0x 1516 0x 1718 Puttle endian By- Indra 7 17 13 17 16 17 19 19 19 11 11 12		
0x 1516 0x 1516 0x 1718 Puttle endian Bry- Indra 7 17 18 17 16 17 16 19 19 19 19 11 11 12	0x 1516 0x 1516 0x 1718 Puttle endian Bry-Indra 7 17 18 17 16 17 16 19 19 19 19	0x 1516 0x 1516 0x 1718 Puttle endian By- Indra 7 17 13 17 16 17 19 19 19 11 11 12		<u></u>
0x 1516 0x 1516 0x 1718 Puttle endian Bry- Indra 7 17 18 17 16 17 16 19 19 19 19 11 11 12	0x 1516 0x 1516 0x 1718 Puttle endian Bry-Indra 7 17 18 17 16 17 16 19 19 19 19	0x 1516 0x 1516 0x 1718 Puttle endian By- Indra 7 17 13 17 16 17 19 19 19 11 11 12	OX 1112	
0x 1516 0x 1718 Puttle endign Bry Indra 7 17 18 17 16 17 16 19 16 19 19 19 19	DX 1516 OX 1718 Puttle endian Bry-Indra 7 17 18 6 18 17 1 10 1 15 1 17 1 19 1 19 1 19 1 19 1 19 1 19 1 19 1 19	0x 1516 0x 1718 Quittle endian By- Indra 7 17 18 17 18 17 18 19 19 19 19 11 11 11		
Suttle endian Bry-Indra 7 17 6 18 13 17 15 16 17 17 13 17 13 17 13 12 11 11	Little endian Bry-Indr 7 17 6 18 17 16 15 17 16 17 13 14 13 12 11 11	Little endian Bry Indra 7 17 6 18 13 17 15 15 19 13 11 12 11 11	0x 1516	
16 15 17 18 19 19 11 11 11	16 15 17 18 19 10 11 11 11 11	16 15 19 16 17 19 11 11 11	OX 1718	
16 15 17 18 19 19 11 11 11	16 17 19 16 17 19 11 11 12	16 15 19 16 17 19 11 11 11	little endian	By- Indra
16 15 17 18 19 19 11 11 11	16 17 19 16 17 19 11 11 12	16 15 19 16 17 19 11 11 11		13
1 13 1 13 1 13 1 13 1 1 1 1 1 2	1 15 4 16 3 13 1 19 1 11 1 12	1 15 9 16 1 19 1 11 1 11	6 18	
1 13 14 13 14 12 11 11 12 11 11 11 11 11 11 11 11 11	1 13 14 13 14 12 11 11 12 11 11 11 11 11 11 11 11 11	1 13 14 13 14 12 11 11 12 11 11 11 11 11 11 11 11 11		
1 11 12	1 11 12	1 11 12		
1 11	1 11	1 11	1	
			19	12
		9	12	()

Q.4: Consider a 16-bit processor in which the following appears in main memory, starting at location 200:

200 Load to AC Mode

201 500

202 Next Instruction

The first part of the first word indicates that this instruction loads a value into an accumulator. The Mode field specifies an

addressing mode and, if appropriate, indicates a source register; assume that when used, the source register is R1, which has

a value of 400. There is also a base register that contains the value 100. The value of 500 in location 201 may be part of the

address calculation. Assume that location 399 contains the value 999, location 400 contains the value 1000, and so on.

Determine the effective address and the operand to be loaded for the following address modes:


- a. Direct
- b. Immediate
- c. Indirect
- d. Register
- e. Register indirect
- f. Displacement

Addressing mode	Effective address	operand	Reason
Direct addressing	500	1100	We know that in
			direct addressing
			there will be two

			addresses one address will contain the other address of operand so in this case we have the address of register 201 which contain the address of 500 finally when we reach 500 so we get the operand 1100
Immediate addressing	201	500	In immediate we know the register contain the value so in this case register 201 contain the operand 500
Indirect addressing	1100	1700	In this case we have three addresses first we have 201 address then we jump to 500 and then we again jump to 1100 which is our effective address and the value of 1100 is 1700
Register addressing	702	1302	Base address+next instruction address
Resgiter indirect	600	1200	R1+B1
Displacement	R1	400	Resgister address = effective address

Q.5: How many times does the processor need to refer to memory when it fetches and executes an indirect-address-mode

instruction if the instruction is (a) a computation requiring a single operand; (b) a branch?



- a) If we have a single operand 3 times the processor needs to refer to memory first for fetch instruction, then fetch operand reference and last for fetching operand
- b) If we have a branch instruction 2 times the processor needs to refer to memory first for fetch instruction, then for fetching the operand

Q.6: Design a variable-length opcode to allow all of the following to be encoded in a 36-bit instruction:

1. instructions with two 15-bit addresses and one 3-bit register number

The total we have 36-bit instruction addresses and each instruction contains 15-bit address we have 2 15-bit addresses and a 3-bit register address 30+3=33 the remaining 3-bit address will use for opcode

2. instructions with one 15-bit address and one 3-bit register number

In this case, we have one 15-bit address and 1 3bit register so a total of 15+3=18 So reaming 18-bit address will use for opcode

3. instructions with no addresses or registers

If the instruction has no address so we have many choices in defining the opcode