CMOS Static RAM 16K (2K x 8-Bit)

6116SA 6116LA

Features

- High-speed access and chip select times
 - Commercial: 15/20/25ns (max.)
 - Industrial: 20/25ns (max.)
 - Military: 20/25/35/45/55/70/90/120/150ns (max.)
- Low-power consumption
- Battery backup operation
 - 2V data retention voltage (LA version only)
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle soft-error rates
- ◆ Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Available in ceramic 24-pin DIP, ceramic and plastic 24-pin Thin Dip and 24-pin SOIC
- Military product compliant to MIL-STD-833, Class B
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

Description

The IDT6116SA/LA is a 16,384-bit high-speed static RAM organized as $2K \times 8$. It is fabricated using high-performance, high-reliability CMOS technology.


Access times as fast as 15ns are available. The circuit also offers a reduced power standby mode. When \overline{CS} goes HIGH, the circuit will automatically go to, and remain in, a standby power mode, as long as \overline{CS} remains HIGH. This capability provides significant system level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only $1\mu W$ to $4\mu W$ operating off a 2V battery.

All inputs and outputs of the IDT6116SA/LA are TTL-compatible. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.


The IDT6116SA/LA is packaged in 24-pin 300mil plastic DIP, 24-pin 600mil and 300mil ceramic DIP, or 24-lead gull-wing SOIC providing high board-level packing densities.

Military grade product is manufactured in compliance to MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

Functional Block Diagram



Pin Configurations⁽¹⁾



DIP/SOIC Top View

NOTE:

1. This text does not indicate orientation of actual part-marking.

Pin Description

1 III Description	1
Name	Description
A0 - A10	Address Inputs
I/Oo - I/O7	Data Input/Output
<u>cs</u>	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

3089 tbl 01

3089 tbl 02

Truth Table⁽¹⁾

Mode	<u>cs</u>	ŌĒ	WE	I/O
Standby	Н	Χ	Х	High-Z
Read	L	L	Н	DATAout
Read	L	Н	Н	High-Z
Write	L	X	L	DATAIN

NOTE:

1. H = VIH, L = VIL, X = Don't Care.

Capacitance (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Cvo	I/O Capacitance	Vout = 0V	8	pF

NOTE:

3089 tbl 03

 This parameter is determined by device characterization, but is not production tested

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
Іоит	DC Output Current	50	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
 may cause permanent damage to the device. This is a stress rating only and
 functional operation of the device at these or any other conditions above those
 indicated in the operational sections of this specification is not implied. Exposure
 to absolute maximum rating conditions for extended periods may affect
 reliability.
- 2. VTERM must not exceed Vcc +0.5V.

Recommended Operating Temperature and Supply Voltage

		1 2	
Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

3089 tbl 05

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5 ⁽²⁾	V
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2	3.5	Vcc +0.5	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

3089 tbl 06

NOTES

- 1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.
- 2. VIN must not exceed Vcc +0.5V.

DC Electrical Characteristics

 $(VCC = 5.0V \pm 10\%)$

				IDT61	116SA	IDT61		
Symbol	Parameter	Test Conditions		Min.	Мах.	Min.	Мах.	Unit
Iu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L & IND	[]	10 5		5 2	μΑ
llo	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = VIH, Vout = GND to Vcc	MIL. COM'L & IND	_	10 5	_	5 2	μΑ
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.			0.4		0.4	V
Vон	Output High Voltage	IOH = -4mA, VCC = Min.		2.4	_	2.4	_	V

3089 tbl 07

DC Electrical Characteristics(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

			6116		6116SA15		SA20 LA20	6116 6116	
Symbol	Parameter	Power	Com'l Only	Com'l & Ind	Mil	Com'l & Ind	Mil	Unit	
ICC1	Operating Power Supply Current CS ≤ VIL, Outputs Open	SA	105	105	130	100	90	mA	
	Vcc = Max., f = 0	LA		95	120	95	85		
ICC2	Dynamic Operating Current	SA	150	130	150	120	135	mA	
	$\overline{CS} \leq VIL$, Outputs Open $VCC = Max.$, $f = f_{MAX}^{(2)}$	LA		120	140	110	125		
ISB	Standby Power Supply Current (TTL Level)	SA	40	40	50	40	45	mA	
	$\overline{CS} \ge VIH$, Outputs Open $VCC = Max$., $f = fMax^{(2)}$	LA		35	45	35	40		
ISB1	Full Standby Power Supply Current (CMOS Level)	SA	2	2	10	2	10	mA	
	$\overline{\text{CS}} \ge \text{VHC}$, $\overline{\text{VCC}} = \text{Max.}$, $\overline{\text{VIN}} \le \overline{\text{VLC}}$ or $\overline{\text{VIN}} \ge \overline{\text{VHC}}$, $\overline{\text{f}} = 0$	LA		0.1	0.9	0.1	0.9		

NOTES:

^{1.} All values are maximum guaranteed values.

^{2.} $f_{MAX} = 1/t_{RC}$, only address inputs are cycling at f_{MAX} , f = 0 means address inputs are not changing.

DC Electrical Characteristics⁽¹⁾ (continued) ($VCC = 5.0V \pm 10\%$, VLC = 0.2V, VHC = VCC - 0.2V)

			6116SA35 6116LA35	6116SA45 6116LA45	6116SA55 6116LA55	6116SA70 6116LA70	6116SA90 6116LA90	6116SA120 6116LA120	6116SA150 6116LA150	
Symbol	Parameter	Power	Mil Only	Mil Only	Unit					
ICC1	Operating Power Supply Current, CS ≤ VIL,	SA	90	90	90	90	90	90	90	mA
Outputs Open Vcc = Max., f = 0		LA	85	85	85	85	85	85	85	
ICC2	Dynamic Operating Current, CS ≤ V _{IL} ,	SA	115	100	100	100	100	100	90	mA
Outputs Open Vcc = Max., f = fmax ⁽²⁾		LA	105	95	90	90	85	85	85	
ISB	Standby Power Supply Current (TTL Level)	SA	35	25	25	25	25	25	25	mA
CS ≥ VIH, Outputs Oper Vcc = Max., f = fmax ⁽²⁾		LA	30	20	20	20	25	15	15	
ISB1	Full Standby Power Supply <u>Current</u> (CMOS Level), <u>CS</u> ≥ VHC,	SA	10	10	10	10	10	10	10	mA
	Vcc = Max., Vin ≤ Vlc or Vin ≥ VHC, f = 0	LA	0.9	0.9	0.9	0.9	0.9	0.9	0.9	

3089 tbl 09

- 1. All values are maximum guaranteed values.
- 2. fmax = 1/trc, only address inputs are toggling at fmax, f = 0 means address inputs are not changing.


Data Retention Characteristics Over All Temperature Ranges (LA Version Only) (VLC = 0.2V, VHC = VCC - 0.2V)

					Тур. ⁽¹⁾ Vcc @		Max. Vcc @		
Symbol	Parameter	Test Condition		Min.	2.0V	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention	_		2.0	_	_	_		V
ICCDR	Data Retention Current		MIL. COM'L.	_	0.5 0.5	1.5 1.5	200 20	300 30	μА
tcdr ⁽³⁾	Chip Deselect to Data Retention Time	$\frac{\overline{\text{CS}} \geq \text{VHC}}{\text{VIN} \geq \text{VHC or} \leq}$	VLC		0				ns
tR ⁽³⁾	Operation Recovery Time			trc ⁽²⁾	_		_	_	ns
IIul	Input Leakage Current			_	_		2	2	μА

NOTES:


- 1. $TA = + 25^{\circ}C$
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

Low Vcc Data Retention Waveform



AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2



AC Electrical Characteristics (Vcc = 5V ± 10%, All Temperature Ranges)

		6116SA15 ⁽¹⁾		6116SA20 6116LA20		6116SA25 6116LA25		6116SA35 ⁽²⁾ 6116LA35 ⁽²⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Мах.	Unit
Read Cyc	cle									
trc	Read Cycle Time	15	_	20	_	25		35	_	ns
taa	Address Access Time	_	15	_	19	_	25	_	35	ns
tacs	Chip Select Access Time	_	15	_	20		25	_	35	ns
tcLz ⁽³⁾	Chip Select to Output in Low-Z	5	_	5	_	5	_	5	_	ns
toe	Output Enable to Output Valid	_	10	_	10	_	13	_	20	ns
toLZ ⁽³⁾	Output Enable to Output in Low-Z	0	_	0	_	5	_	5	_	ns
tcHZ ⁽³⁾	Chip Deselect to Output in High-Z	_	10	_	11	_	12	_	15	ns
tonz ⁽³⁾	Output Disable to Output in High-Z	_	8	_	8	_	10	_	13	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	ns
tpu ⁽³⁾	Chip Select to Power Up Time	0	_	0		0	_	0	_	ns
tpD ⁽³⁾	Chip Deselect to Power Down Time	_	15	_	20	_	25	_	35	ns

3089 tbl 12

AC Electrical Characteristics ($Vcc = 5V \pm 10\%$, All Temperature Ranges) (continued)


			A45 ⁽²⁾	l	A55 ⁽²⁾	l	A70 ⁽²⁾		A90 ⁽²⁾	l	A120 ⁽²⁾ A120 ⁽²⁾	l	A150 ⁽²⁾ A150 ⁽²⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit								
Read Cycle														
trc	Read Cycle Time	45		55		70	_	90		120	_	150	_	ns
taa	Address Access Time		45	_	55	_	70	_	90	_	120	_	150	ns
tacs	Chip Select Access Time		45	_	50		65		90	_	120		150	ns
tclz ⁽³⁾	Chip Select to Output in Low-Z	5	_	5	_	5	_	5	_	5	_	5	_	ns
toe	Output Enable to Output Valid	_	25	_	40	_	50	_	60	_	80	_	100	ns
tolz ⁽³⁾	Output Enable to Output in Low-Z	5	_	5	_	5		5	_	5		5		ns
tcHZ ⁽³⁾	Chip Deselect to Output in High-Z	_	20	_	30	_	35	_	40	_	40	_	40	ns
tonz ⁽³⁾	Output Disable to Output in High-Z	_	15	_	30	_	35	_	40	_	40	_	40	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	5	_	5	_	ns

3089 tbl 13


NOTES:

- 1. 0° C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.


Timing Waveform of Read Cycle No. 1^(1,3)



Timing Waveform of Read Cycle No. 2^(1,2,4)



Timing Waveform of Read Cycle No. 3^(1,3,4)



NOTES:

- 1. WE is HIGH for Read cycle.
- 2. Device is continuously selected, $\overline{\text{CS}}$ is LOW.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- 4. $\overline{\mathsf{OE}}$ is LOW.
- 5. Transition is measured $\pm 500 \text{mV}$ from steady state.

AC Electrical Characteristics (Vcc = 5V ± 10%, All Temperature Ranges)

		6116SA15 ⁽¹⁾		6116SA20 6116LA20		6116SA25 6116LA25		6116SA35 ⁽²⁾ 6116LA35 ⁽²⁾			
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Max.	Unit	
Write Cyc	Mrite Cycle										
twc	Write Cycle Time	15	_	20	_	25	_	35	_	ns	
tcw	Chip Select to End-of-Write	13	_	15	_	17	_	25	_	ns	
taw	Address Valid to End-of-Write	14	_	15	_	17		25	_	ns	
tas	Address Set-up Time	0	_	0	_	0		0	_	ns	
twp	Write Pulse Width	12	_	12	_	15		20	_	ns	
twr	Write Recovery Time	0	_	0	_	0		0	_	ns	
twHZ ⁽³⁾	Write to Output in High-Z	_	7	_	8		16	_	20	ns	
tow	Data to Write Time Overlap	12	_	12	_	13	_	15	_	ns	
tDH ⁽⁴⁾	Data Hold from Write Time	0	_	0	_	0	_	0	_	ns	
tow ^(3,4)	Output Active from End-of-Write	0	_	0	_	0	_	0	_	ns	

3089 tbl 14

3089 tbl 15


AC Electrical Characteristics (Vcc = 5V ± 10%, All Temperature Ranges)(con't)

		1	A45 ⁽²⁾	l	A55 ⁽²⁾		A70 ⁽²⁾ A70 ⁽²⁾		A90 ⁽²⁾		A120 ⁽²⁾ A120 ⁽²⁾		A150 ⁽²⁾ A150 ⁽²⁾	
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle														
twc	Write Cycle Time	45	_	55		70	_	90	_	120		150		ns
tcw	Chip Select to End-of-Write	30	_	40	_	40	_	55	_	70	_	90	_	ns
taw	Address Valid to End-of-Write	30	_	45	_	65	_	80	_	105	_	120	_	ns
tas	Address Set-up Time	0	_	5	_	15	_	15	_	20	_	20	_	ns
twp	Write Pulse Width	25	_	40	_	40	_	55	_	70	_	90	_	ns
twr	Write Recovery Time	0	_	5		5	_	5	_	5	_	10		ns
twHZ ⁽³⁾	Write to Output in High-Z	_	25	_	30	_	35	_	40	_	40	_	40	ns
tow	Data to Write Time Overlap	20	_	25	_	30	_	30	_	35	_	40		ns
tDH ⁽⁴⁾	Data Hold from Write Time	0	_	5	_	5	_	5	_	5	_	10	_	ns
tow ^(3,4)	Output Active from End-of-Write	0	_	0	_	0	_	0	_	0	_	0		ns


NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.
- 4. The specification for toh must be met by the device supplying write data to the RAM under all operation conditions. Although toh and tow values will vary over voltage and temperature, the actual toh will always be smaller than the actual tow.

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,5,7)




Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,2,3,5,7)




- 1. $\overline{\text{WE}}$ or $\overline{\text{CS}}$ must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW $\overline{\text{CS}}$ and a LOW $\overline{\text{WE}}$.
- 3. twn is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and the input signals must not be applied.
 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state.
- 6. Transition is measured ±500mV from steady state.
- 7. $\overline{\text{OE}}$ is continuously HIGH. If $\overline{\text{OE}}$ is LOW during a $\overline{\text{WE}}$ controlled write cycle, the write pulse width must be the larger of twp or (tw+z + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse is the specified twp. For a $\overline{\text{CS}}$ controlled write cycle, $\overline{\text{OE}}$ may be LOW with no degradation to tcw.

Ordering Information — Military



3089 drw 11

Ordering Information — Commercial & Industrial



*Available in commercial temperature range and standard power only.

NOTE:1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

3089 drw 12

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	6116LA20SOG	PSG24	SOIC	С
	6116LA20SOG8	PSG24	SOIC	С
	6116LA20SOGI	PSG24	SOIC	1
	6116LA20SOGI8	PSG24	SOIC	- 1
	6116LA20TDB	SD24	CDIP	М
	6116LA20TPG	PTG24	PDIP	С
	6116LA20TPGI	PTG24	PDIP	- 1
25	6116LA25DB	CD24	CDIP	М
	6116LA25SOG	PSG24	SOIC	С
	6116LA25SOG8	PSG24	SOIC	С
	6116LA25SOGI	PSG24	SOIC	I
	6116LA25SOGI8	PSG24	SOIC	I
	6116LA25TDB	SD24	CDIP	М
	6116LA25TPG	PTG24	PDIP	С
35	6116LA35DB	CD24	CDIP	М
	6116LA35TDB	SD24	CDIP	М
45	6116LA45DB	CD24	CDIP	М
	6116LA45TDB	SD24	CDIP	М
55	6116LA55DB	CD24	CDIP	М
	6116LA55TDB	SD24	CDIP	М
70	6116LA70DB	CD24	CDIP	М
	6116LA70TDB	SD24	CDIP	М
90	6116LA90DB	CD24	CDIP	М
	6116LA90TDB	SD24	CDIP	М
120	6116LA120DB	CD24	CDIP	М
	6116LA120TDB	SD24	CDIP	М
150	6116LA150DB	CD24	CDIP	М
	6116LA150TDB	SD24	CDIP	М

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
15	6116SA15SOG	PSG24	SOIC	С
	6116SA15SOG8	PSG24	SOIC	С
	6116SA15TPG	PTG24	PDIP	С
20	6116SA20DB	CD24	CDIP	М
	6116SA20SOG	PSG24	SOIC	С
	6116SA20SOG8	PSG24	SOIC	С
	6116SA20TDB	SD24	CDIP	М
	6116SA20TPG	PTG24	PDIP	С
	6116SA20TPGI	PTG24	PDIP	I
25	6116SA25SOG	PSG24	SOIC	С
	6116SA25SOG8	PSG24	SOIC	С
	6116SA25SOGI	PSG24	SOIC	I
	6116SA25SOGI8	PSG24	SOIC	I
	6116SA25TDB	SD24	CDIP	М
	6116SA25TPG	PTG24	PDIP	С
	6116SA25TPGI	PTG24	PDIP	I
35	6116SA35TDB	SD24	CDIP	М
45	6116SA45DB	CD24	CDIP	М
	6116SA45TDB	SD24	CDIP	М
55	6116SA55DB	CD24	CDIP	М
	6116SA55TDB	SD24	CDIP	М
70	6116SA70DB	CD24	CDIP	М
	6116SA70TDB	SD24	CDIP	М
90	6116SA90DB	CD24	CDIP	М
	6116SA90TDB	SD24	CDIP	М
120	6116SA120DB	CD24	CDIP	М
	6116SA120TDB	SD24	CDIP	М
150	6116SA150DB	CD24	CDIP	М
	6116SA150TDB	SD24	CDIP	М

Datasheet Document History

01/07/00	Pg. 1, 3, 4, 10 Pg. 9, 10	Updated to new format Added Industrial Temperature range offerings Separated ordering information into military, commercial, and industrial temperature range offerings
08/09/00	Pg. 11	Added Datasheet Document History Not recommended for new designs
02/01/01		Removed "Not recommended for new designs"
12/30/03	Pg. 3,10	Corrected Industrial temp from -45C to -40C.
03/31/05	Pg. 10	Added "Restricted hazardous substance device" to ordering information.
11/15/06	Pg. 3	Changed power limits for commercial and industrial on speed grades 25ns and 35ns.
	Pg.4	Changed power limits for commercial and industrial on speed grade 45ns. Refer to PCN SR-0602-02.
04/26/11	Pg.1,2,3,4,6,10	Updated "Restricted hazardous substance device" to "Green". Obsoleted 24-pin SOJ, 24-pin 600 mil and 35ns, 45ns for Industrial & Commercial.
05/01/13	Pg. 1	Description paragraph 4, package information. Changed text to read "The IDT6116SA/LA is packaged in 24-pin 300mil plastic DIP, 24-pin 600mil and 300mil ceramic DIP, or 24-lead gull-wing SOIC providing high board-level packing densities". Removed IDT in reference to fabrication.
	Pg. 3	Updated DC Elec Chars ($Vcc = 5.0V \pm 10\%$) table by adding industrial to the Test Conditions. Updated DC Elec Chars ($Vcc = 5.0V \pm 10\%$, $VLc = 0.2V$, $VHc + Vcc - 0.2V$) table by removing the LA power for the 15ns speed.
	Pg. 10	Removed footnote "*Available in 300mil packaging only" from the Military ordering information.
07/17/20	Pg. 1 - 13	Rebranded as Renesas datasheet
	Pg. 2 & 10	Updated package codes.
	Pg. 10	Updated Ordering Information.
	Pg. 11	Added Orderable Part Information tables.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/