
## Unit 9

# Multiplexers, Decoders, and Programmable Logic Devices

Logic Circuits (Spring 2022)

## Multiplexers


- Multiplexer (MUX)
  - Data selector
  - Takes a group of data input and a group of control inputs
  - Control inputs are used to select one of the data inputs and connect it to the output terminal
- Example: 2-to-1 Multiplexer



 $Z = A'I_0 + AI_1$ 


# Multiplexers

## 4-to-1 Multiplexer



$$Z = A'B'I_0 + A'BI_1 + AB'I_2 + ABI_3$$

## 2<sup>n</sup>-to-1 Multiplexer





$$Z = \sum_{k=0}^{2^{n}-1} m_{k} I_{k}$$

9.2 Multiplexers 논리회로 9-3

# 8-to-1 Multiplexer

## AND-OR circuit implementation







$$\begin{split} Z = A'B'C'I_0 + A'B'CI_1 + A'BC'I_2 + A'BCI_3 \\ + AB'C'I_4 + AB'CI_5 + ABC'I_6 + ABCI_7 \end{split}$$

# 8-to-1 Multiplexer

#### 2-level MUX implementation

#### NAND implementation







9.2 Multiplexers 논리회로 9-5

# Quad 2-to-1 Multiplexer


- Quad multiplexer
  - Four multiplexer working homogeneously together
  - Selects one of "4-bit data words"
- 2-to-1 multiplexer
  - Selects one of two data





## Multiplexers with Enable

- Additional "enable" signal
  - An additional input
  - If E = 1, the multiplexer functions as an ordinary multiplexer
  - If E = 0, the multiplexer does not deliver any input to the output
- Active high or active low




active high enable

active low enable

9.2 Multiplexers 논리회로 9-7

## Implementation of a 4-Variable Function (1)


#### MUX implementation



$$Z = C'D'(A' + B') + C'D(A') + CD'(AB' + A'B) + CD (0)$$
  
=  $A'C' + A'BD' + AB'D'$ 

## **Buffers**

- Why buffers?
  - A gate output can only be connected to a limited number of other device inputs without degrading the digital system's performance
  - A simple buffer may be used to increase the driving capability of a gate output
- Example: a buffer between a gate output and several gate inputs



■ The outputs of two or more gates cannot be connected to each other

9.3 Three-State Buffers

## Three-State Buffers


- Three states?
  - 0.1
  - Hi-Z (high-impedance)

$$A \longrightarrow C \equiv A \longrightarrow C \longrightarrow C$$

논리회로

9-9


- Three-state buffer
  - B: enable input
  - When B is 0, the output C acts like an open circuit
- Four kinds of three-state buffers



9.3 Three-State Buffers 논리회로 9-10

# Multiplexer Using Three-State Buffers

- 2-to-1 multiplexer
  - When B = 0, the top buffer is enabled, so D = A
  - When B = 1, the lower buffer is enabled, so D = C
- Two three-state buffers could be combined




9.3 Three-State Buffers

논리회로 9-11

## 3-to-8 Line Decoder

- Decoder
  - Generates all of the minterms of the input variables
  - Exactly one of the output lines is 1 for each input combination
- Example: 3-to-8 line decoder





a b c	<b>y</b> 0	<i>y</i> <sub>1</sub>	<i>y</i> <sub>2</sub>	<i>y</i> <sub>3</sub>	<b>y</b> <sub>4</sub>	<b>y</b> <sub>5</sub>	<b>y</b> 6	<i>y</i> <sub>7</sub>
0 0 0	1	0	0	0	0	0	0	0
0 0 1	0	1	0	0	0	0	0	0
0 1 0	0	0	1	0	0	0	0	0
0 1 1	0	0	0	1	0	0	0	0
1 0 0	0	0	0	0	1	0	0	0
1 0 1	0	0	0	0	0	1	0	0
1 1 0	0	0	0	0	0	0	1	0
1 1 1	0	0	0	0	0	0	0	1

9.4 Decoders and Encoders

# 3-to-8 Line Decoder: Example

#### 74LS138 (3-to-8 line decoder)






Supplementary 논리회로 9-13

## 4-to-10 Line Decoder

7442

- Example: 4-to-10 line decoder with inverted outputs
  - Exactly one of the output lines will be 0 for each input combination




В	CD	In	put			D	ec	im	nal	0	ut	pι	ıt	
A	В	C	D	0	)	1	2	3	4	5	6	7	8	9
0	0	0	0	0	)	1	1	1	1	1	1	1	1	1
0	0	0	1	1		0	1	1	1	1	1	1	1	1
0	0	1	0	1		1	0	1	1	1	1	1	1	1
0	0	1	1	1		1	1	0	1	1	1	1	1	1
0	1	0	0	1		1	1	1	0	1	1	1	1	1
0	1	0	1	1		1	1	1	1	0	1	1	1	1
0	1	1	0	1		1	1	1	1	1	0	1	1	1
0	1	1	1	1		1	1	1	1	1	1	0	1	1
1	0	0	0	1		1	1	1	1	1	1	1	0	1
1	0	0	1	1		1	1	1	1	1	1	1	1	0
1	0	1	0	1		1	1	1	1	1	1	1	1	1
1	0	1	1	1		1	1	1	1	1	1	1	1	1
1	1	0	0	1		1	1	1	1	1	1	1	1	1
1	1	0	1	1		1	1	1	1	1	1	1	1	1
1	1	1	0	1		1	1	1	1	1	1	1	1	1
1	1	1	1	1		1	1	1	1	1	1	1	1	1
														_

9.4 Decoders and Encoders

# Implementation of a 4-Variable Function (2)

#### Decoder implementation

$$f_1(a, b, c, d) = m_1 + m_2 + m_4$$
  
 $f_2(a, b, c, d) = m_4 + m_7 + m_9$ 




9.4 Decoders and Encoders

논리회로 9-15

## **Encoder**

- Encoder
  - Performs the inverse function of a decoder
  - If input  $y_i$  is 1 and the other inputs are 0, the *abc* outputs represent a binary number equal to i




<b>y</b> <sub>0</sub>	<i>y</i> <sub>1</sub>	<b>y</b> <sub>2</sub>	<b>y</b> <sub>3</sub>	<i>y</i> <sub>4</sub>	<b>y</b> <sub>5</sub>	<b>y</b> <sub>6</sub>	<b>y</b> <sub>7</sub>	abc
1	0	0	0	0	0	0	0	0 0 0
0	1	0	0	0	0	0	0	0 0 1
0	0	1	0	0	0	0	0	0 1 0
0	0	0	1	0	0	0	0	0 1 1
0	0	0	0	1	0	0	0	1 0 0
0	0	0	0	0	1	0	0	1 0 1
0	0	0	0	0	0	1	0	1 1 0
0	0	0	0	0	0	0	1	1 1 1

Only 8 input combinations are allowed

9.4 Decoders and Encoders

## **Priority Encoder**

- Priority?
  - If only an input  $y_i$  is 1, the outputs, abc are a binary number equal to i
  - If more than one inputs are 1, the outputs are defined on a priority basis
  - If any input is not 1, d is defined as 0, which indicates the abc output is not defined



$y_0$	<i>y</i> <sub>1</sub>	<i>y</i> <sub>2</sub>	<i>y</i> <sub>3</sub>	<i>y</i> <sub>4</sub>	<i>y</i> <sub>5</sub>	<b>y</b> <sub>6</sub>	<b>y</b> <sub>7</sub>	a	b	C	d
0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
Χ	1	0	0	0	0	0	0	0	0	1	1
Χ	Χ	1	0	0	0	0	0	0	1	0	1
Χ	X	X	1	0	0	0	0	0	1	1	1
X	Χ	X	X	1	0	0	0	1	0	0	1
X	X	X	X	Χ	1	0	0	1	0	1	1
X	Χ	X	X	Χ	Χ	1	0	1	1	0	1
Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	1	1	1	1


- Output d = 0
  - If any input is not 1
  - Means that the *abc* output is not defined

9.4 Decoders and Encoders

논리회로 9-17

## Read-Only Memory (ROM)

- ROM
  - An array of semiconductor devices to store binary data
  - Once binary data is stored, it can be read out whenever desired
  - Stored data cannot be changed under normal operating conditions
- Example:  $2^3 \times 4$  ROM
  - Realizes 4 functions of 3 variables




AB C	$F_0$ $F_1$ $F_2$ $F_3$	
0 0 0	1 0 1 0	1
0 0 1	1 0 1 0	Typical Data
0 1 0	0 1 1 1	Stored in
0 1 1	0 1 0 1	ROM
100	1 1 0 0	(2 <sup>3</sup> words of
1 0 1	0 0 0 1	4 bits each)
1 1 0	1 1 1 1	,
1 1 1	0101	

9.5 Read-Only Memories

# Read-Only Memory (ROM)

- $\blacksquare$  2<sup>n</sup> × m ROM
  - Can realize *m* functions of *n* variables
  - Can store a truth table with  $2^n$  rows and m columns



9.5 Read-Only Memories

논리회로 9-19

## Implementation of a 4-Variable Function (3)

#### ROM implementation

Input W X Y Z	Hex Digit	ASCII A <sub>6</sub> A <sub>5</sub>					x Digit <i>A</i> <sub>0</sub>	_	$A_6$ $A_5$
0 0 0 0	0	0 1	1	0	0	0	0	117	A
0 0 0 1	1	0 1	1	0	0	0	1	$W \longrightarrow$	A2
0 0 1 0	2	0 1	1	0	0	1	0	$X \longrightarrow ROM$	A3
0 0 1 1	3	0 1	1	0	0	1	1	<i>Y</i> →	$A_2$
0 1 0 0	4	0 1	1	0	1	0	0	Z →	$A_1$
0 1 0 1	5	0 1	1	0	1	0	1		$A_0$
0 1 1 0	6	0 1	1	0	1	1	0		
0 1 1 1	7	0 1	1	0	1	1	1		
1 0 0 0	8	0 1	1	1	0	0	0		
1 0 0 1	9	0 1	1	1	0	0	1		
1 0 1 0	Α	1 0	0	0	0	0	1		
1 0 1 1	В	1 0	0	0	0	1	0		
1 1 0 0	C	1 0	0	0	0	1	1		
1 1 0 1	D	1 0	0	0	1	0	0		
1 1 1 0	E	1 0	0	0	1	0	1		
1 1 1 1	F	1 0	0	0	1	1	0		

9.5 Read-Only Memories

## Programmable Logic Devices


- Programmable Logic Device (PLD)
  - A digital IC that can be programmed to implement an arbitrary logic function
  - Undefined at the time of manufacture
  - Must be programmed before being used
- Some variants
  - PLA
  - PAL: special case of PLA
  - CPLD (Complex Programmable Logic Devices)
  - FPGA (Field Programmable Gate Array)


9.6 Programmable Logic Devices

논리회로 9-21

## Programmable Logic Array (PLA)

■ PLA with *n* inputs and *m* outputs






- Example: PLA with 3 inputs and 4 outputs
  - 5 product terms are *programmed* with 3 inputs
  - 4 outputs are *programmed* with the 5 product terms


9.6 Programmable Logic Devices

# Programmable Array Logic (PAL)

#### PAL

- AND array is programmable
- OR array is fixed





9.6 Programmable Logic Devices