


# Sequential Report

**SEQ implementation** - Where instructions are computed in sequential manner i.e. after the completion of one instruction only the other instruction is fetched. When one instruction is done with write\_back stage then only the other instruction is fetched.

6 stages - Fetch , Decode , Execute , Memory , Write\_back , pc\_update

On positive edge of a clock the fetch fetches instruction -



**Figure 4.16 Register operation.** The register outputs remain held at the current register state until the clock signal rises. When the clock rises, the values at the register inputs are captured to become the new register state.

## Instruction set -

instruction memory ((memory / Bytes) allocated to each instruction) was formed by the following table -

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq <b>rA</b> , <b>rB</b>	2	0	<b>rA</b>	<b>rB</b>						
irmovq <b>V</b> , <b>rB</b>	3	0	F	<b>rB</b>	<b>V</b>					
rmmovq <b>rA</b> , <b>D(rB)</b>	4	0	<b>rA</b>	<b>rB</b>	<b>D</b>					
mrmovq <b>D(rB)</b> , <b>rA</b>	5	0	<b>rA</b>	<b>rB</b>	<b>D</b>					
OPq <b>rA</b> , <b>rB</b>	6	<b>fn</b>	<b>rA</b>	<b>rB</b>						
jXX <b>Dest</b>	7	<b>fn</b>	<b>Dest</b>							
cmovXX <b>rA</b> , <b>rB</b>	2	<b>fn</b>	<b>rA</b>	<b>rB</b>						
call <b>Dest</b>	8	0	<b>Dest</b>							
ret	9	0								
pushq <b>rA</b>	A	0	<b>rA</b>	F						
popq <b>rA</b>	B	0	<b>rA</b>	F						

### Operations

addq	6	0
subq	6	1
andq	6	2
xorq	6	3

### Branches

jmp	7	0
jne	7	4
jle	7	1
jge	7	5
jl	7	2
jg	7	6
je	7	3

### Moves

rrmovq	2	0
cmovne	2	4
cmovle	2	1
cmovge	2	5
cmovl	2	2
cmovg	2	6
cmove	2	3


## Register memory -

Number	Register name	Number	Register name
0	%rax	8	%r8
1	%rcx	9	%r9
2	%rdx	A	%r10
3	%rbx	B	%r11
4	%rsp	C	%r12
5	%rbp	D	%r13
6	%rsi	E	%r14
7	%rdi	F	No register

**Figure 4.4 Y86-64 program register identifiers.** Each of the 15 program registers has an associated identifier (ID) ranging from 0 to 0xE. ID 0xF in a register field of an instruction indicates the absence of a register operand.


## ***FETCH***

- The fetch stage reads the bytes of an instruction from memory, using the program counter (PC) as the memory address.
- From the instruction it extracts the two 4-bit portions of the instruction specifier byte
- icode - the instruction code , ifun - the instruction function
- Now according to different operations it fetches registers rA and rB .
- Determines the value of next PC counter referred as valP.



## DECODE

- it reads the registers designated by instruction fields rA and rB, referred as valA and valB, but for some instructions it reads register %rsp.




SEQ diagram of decode + write\_back

The instruction fields are decoded to generate register identifiers for four addresses (two read and two write) used by the register file. The values read from the register file become the signals **valA** and **valB**. The two write-back values **valE** and **valM** serve as the data for the writes.


## EXECUTE

- Arithmetic/logic unit (ALU) performs the operation specified by the instruction (according to the value of **ifun**) if required.
- Computes the effective address of a memory reference, or increments or decrements the stack pointer.
- The result is referred as **valE**.
- Sets the condition codes which check when to jump and when not to.



## ***MEMORY***

- May write data to memory, or it may read data from memory.
- Referred to as `valM`.




## ***WRITE\_BACK***

- Writes results to the register file.

## ***PC\_UPDATE***

- PC is set to the address of the next instruction.



SEQ PC update stage. The next value of the PC is selected from among the signals valC, valM, and valP, depending on the instruction code and the branch flag.

**Working of all the stages for particular instruction**



Stage	<code>rrmovq rA, D(rB)</code>	<code>mrmovq D(rB), rA</code>
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$ $\text{valP} \leftarrow \text{PC} + 10$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$ $\text{valP} \leftarrow \text{PC} + 10$
Decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	$\text{valB} \leftarrow R[\text{rB}]$
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	$\text{valE} \leftarrow \text{valB} + \text{valC}$
Memory	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valE}]$
Write back		$R[\text{rA}] \leftarrow \text{valM}$
PC update	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$

Stage	<code>OPq rA, rB</code>	<code>rrmovq rA, rB</code>	<code>irmovq V, rB</code>
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC} + 1]$  $\text{valP} \leftarrow \text{PC} + 2$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC} + 1]$  $\text{valP} \leftarrow \text{PC} + 2$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$ $\text{valP} \leftarrow \text{PC} + 10$
Decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	$\text{valA} \leftarrow R[\text{rA}]$	
Execute	$\text{valE} \leftarrow \text{valB OP valA}$ Set CC	$\text{valE} \leftarrow 0 + \text{valA}$	$\text{valE} \leftarrow 0 + \text{valC}$
Memory			
Write back	$R[\text{rB}] \leftarrow \text{valE}$	$R[\text{rB}] \leftarrow \text{valE}$	$R[\text{rB}] \leftarrow \text{valE}$
PC update	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$

Stage	pushq rA	popq rA
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC} + 1]$  $\text{valP} \leftarrow \text{PC} + 2$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC} + 1]$  $\text{valP} \leftarrow \text{PC} + 2$
Decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\%rsp]$	$\text{valA} \leftarrow R[\%rsp]$ $\text{valB} \leftarrow R[\%rsp]$
Execute	$\text{valE} \leftarrow \text{valB} + (-8)$	$\text{valE} \leftarrow \text{valB} + 8$
Memory	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valA}]$
Write back	$R[\%rsp] \leftarrow \text{valE}$	$R[\%rsp] \leftarrow \text{valE}$ $R[\text{rA}] \leftarrow \text{valM}$
PC update	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$


Stage	jXX Dest	call Dest	ret
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC} + 1]$ $\text{valP} \leftarrow \text{PC} + 9$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC} + 1]$ $\text{valP} \leftarrow \text{PC} + 9$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$
Decode		$\text{valB} \leftarrow R[\%rsp]$	$\text{valA} \leftarrow R[\%rsp]$ $\text{valB} \leftarrow R[\%rsp]$
Execute	$\text{Cnd} \leftarrow \text{Cond}(\text{CC}, \text{ifun})$	$\text{valE} \leftarrow \text{valB} + (-8)$	$\text{valE} \leftarrow \text{valB} + 8$
Memory		$M_8[\text{valE}] \leftarrow \text{valP}$	$\text{valM} \leftarrow M_8[\text{valA}]$
Write back		$R[\%rsp] \leftarrow \text{valE}$	$R[\%rsp] \leftarrow \text{valE}$
PC update	$\text{PC} \leftarrow \text{Cnd} ? \text{valC} : \text{valP}$	$\text{PC} \leftarrow \text{valC}$	$\text{PC} \leftarrow \text{valM}$

Stage	cmovXX rA, rB
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valP} \leftarrow \text{PC} + 2$
Decode	$\text{valA} \leftarrow R[\text{rA}]$
Execute	$\text{valE} \leftarrow 0 + \text{valA}$
Memory	
Write back	$R[\text{rB}] \leftarrow \text{valE}$
PC update	$\text{PC} \leftarrow \text{valP}$

## Instructions to be written to run the processor -

- iverilog -o test\_tb.vvp fetch.v decode.v execute.v memory.v write\_back.v pc\_update.v f\_d\_test.v
- vvp test\_tb.vvp
- gtkwave

## gtkwave



we didn't give any values to the registers by initial begin thus initially every register is in x state but as we give the commands to assign some values in registers then it gets changed from x to that assigned values.

## Display results -

```

PC=          1 icode=0011 ifun=0000 rA=1111 rB=0010 valA=          x valB=          x valC=          4
valE=        4 valM=          x zf=0 sf=0 of=0 cnd=0 updated_pc=          11
rax=         x
rcx=         x
rdx=         4
rbx=         x
rsp=         x
rbp=         x
rsi=         x
rdi=         x
r8=          x
r9=          x
r10=         x
r11=         x
r12=         x
r13=         x
r14=         x

PC=          11 icode=0011 ifun=0000 rA=1111 rB=0011 valA=          x valB=          x valC=          1
valE=        1 valM=          x zf=0 sf=0 of=0 cnd=0 updated_pc=          21
rax=         x
rcx=         x
rdx=         4
rbx=         1
rsp=         x
rbp=         x
rsi=         x
rdi=         x
r8=          x
r9=          x
r10=         x
r11=         x
r12=         x
r13=         x
r14=         x

PC=          21 icode=0011 ifun=0000 rA=1111 rB=0001 valA=          x valB=          x valC=          3
valE=        3 valM=          x zf=0 sf=0 of=0 cnd=0 updated_pc=          31
rax=         x
rcx=         3
rdx=         4
rbx=         1
rsp=         x
rbp=         x
rsi=         x
rdi=         x
r8=          x

```

### *Instructions in instruction memory -*

```

irmovq
irmovq
irmovq
irmovq
irmovq
call
nop
rmmovq

```

mrmovq

jmp

add

sub

and

xor

return

pushq

popq

halt